An Infrastructure IP for online testing of network-on-chip based SoCs

被引:0
|
作者
Bhojwani, Praveen [1 ]
Mahapatra, Rabi N. [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To address the reliability concerns that affect the lifetime of complex systems-on-a-chip (SoC) designs, a concurrent on-line SoC test scheme is essential to circumvent the prohibitive costs - test time and test power - associated with off-line SoC test. A Test Infrastructure IP (TI-IP) is deployed within the network-on-chip (NoC) based SoC design to provide on-line test support while managing the intrusion of test into the executing applications within the system. This research describes the architecture and operation of a TI-TP capable of testing SoCs and demonstrates its operation in two SoC test configurations developed using research domain application and test benchmarks.
引用
收藏
页码:867 / +
页数:2
相关论文
共 50 条
  • [41] The Chip Is the Network: Toward a Science of Network-on-Chip Design
    Marculescu, Radu
    Bogdan, Paul
    [J]. FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2007, 2 (04): : 371 - 461
  • [42] Dynamic Energy and Reliability Management in Network-on-Chip based Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    [J]. 2017 EIGHTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2017,
  • [43] Fuzzy Flow Regulation for Network-on-Chip based Chip Multiprocessors Systems
    Yao, Yuan
    Lu, Zhonghai
    [J]. 2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 343 - 348
  • [44] A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing
    Xiang, Dong
    [J]. 2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 207 - 212
  • [45] An efficient wrapper scan chain configuration method for network-on-chip testing
    Li, Ming
    Jone, Wen-Ben
    Zeng, Qing-An
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 147 - +
  • [46] Traffic Characterization Based Stochastic Modelling of Network-on-Chip
    Adusumilli, Vijaya Bhaskar
    Tg, Venkatesh
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (04) : 1215 - 1222
  • [47] An FPGA based open source Network-on-Chip architecture
    Ehliar, Andreas
    Liu, Dake
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 800 - 803
  • [48] A Hierarchical Butterfly-based Photonic Network-on-Chip
    Wang, Junhui
    Li, Baoliang
    Feng, Quanyou
    Lu, Jia
    Dou, Wenhua
    [J]. PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 1978 - 1981
  • [49] Adaptive Methodologies and Designs for Network-on-Chip based Systems
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    [J]. JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2012, 18 (07) : 899 - 900
  • [50] Fault Tolerant Mesh based Network-on-Chip Architecture
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 417 - 420