共 50 条
- [2] A Novel Pipelining Scheme for Network-on-Chip Router [J]. 2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 2, PROCEEDINGS, 2009, : 372 - 375
- [3] CERI: Cost-Effective Routing Implementation Technique for Network-on-Chip [J]. 2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 59 - 64
- [4] A Strategy for Interconnect Testing in Stacked Mesh Network-on-Chip [J]. 2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 122 - 128
- [9] Router with Centralized Buffer for Network-on-Chip [J]. GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 469 - 474
- [10] Configurable network-on-chip router macrocells [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 141 - 150