A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing

被引:9
|
作者
Xiang, Dong [1 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
关键词
COMMUNICATION; DESIGN; NOCS;
D O I
10.1109/ATS.2013.46
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
3-D technology for networks-on-chip (NoCs) becomes attractive. It is important to present an effective scheme for 3-D stacked NoC router and interconnect testing. A new approach to testing of NoC routers is proposed by classifying the routers. Routers with different input/output ports fall into different classes. Routers of the same class are identical, whose tests are the same. A new unicast-based multicast scheme is proposed for the identical routers. A new test application scheme is proposed for interconnect testing. Sufficient experimental results are presented.
引用
收藏
页码:207 / 212
页数:6
相关论文
共 50 条
  • [1] A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing
    Xiang, Dong
    Shen, Kele
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (02)
  • [2] A Novel Pipelining Scheme for Network-on-Chip Router
    Zhang, Zhe
    Hu, Xiaoming
    [J]. 2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 2, PROCEEDINGS, 2009, : 372 - 375
  • [3] CERI: Cost-Effective Routing Implementation Technique for Network-on-Chip
    Bishnoi, Rimpy
    Laxmi, Vijay
    Gaur, Manoj Singh
    Bin Ramlee, Radi Husin
    Zwolinski, Mark
    [J]. 2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 59 - 64
  • [4] A Strategy for Interconnect Testing in Stacked Mesh Network-on-Chip
    Chan, Min-Ju
    Hsu, Chun-Lung
    [J]. 2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 122 - 128
  • [6] Designing cost-effective network-on-chip by dual-channel access mechanism
    Lin, Shijun
    Shi, Jianghong
    Chen, Huihuang
    [J]. JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2011, 22 (04) : 557 - 564
  • [7] A Cost-effective Interconnect Architecture for Interconnection Network
    Wang, Xinyu
    Xiang, Dong
    Yu, Zhigang
    [J]. IETE JOURNAL OF RESEARCH, 2013, 59 (02) : 109 - 117
  • [8] A bufferless optical network-on-chip router
    Zhang, Na
    Gu, Huaxi
    Yang, Yintang
    Chen, Zheng
    Chen, Ke
    [J]. IEICE ELECTRONICS EXPRESS, 2013, 10 (21):
  • [9] Router with Centralized Buffer for Network-on-Chip
    Wang, Ling
    Zhang, Jianwen
    Yang, Xiaoqing
    Wen, Dongxin
    [J]. GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 469 - 474
  • [10] Configurable network-on-chip router macrocells
    Saponara, Sergio
    Fanucci, Luca
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 141 - 150