A Cost-effective Interconnect Architecture for Interconnection Network

被引:5
|
作者
Wang, Xinyu [1 ]
Xiang, Dong [2 ]
Yu, Zhigang [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
[2] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
基金
美国国家科学基金会;
关键词
Interconnect architecture; Mesh; Proxy policy; Torus-Mesh;
D O I
10.4103/0377-2063.113028
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The interconnect architecture is essential to the performance of the interconnection network, so it is very significant to design a new cost-effective interconnect architecture. 2D meshes are the most popular interconnect architecture for parallel processing. However, the diameter and average distance of a 2D mesh are large enough to greatly influence performance of the network. This paper presents a novel interconnect architecture called TM, which combines the advantages of both a 2D torus and a 2D mesh. For an n x n network, number of links of a TM is the same as that of a mesh, while the diameter of a TM is close to that of a torus. Besides, the average distance of a TM is at the middle of that of a torus and a mesh. To prevent deadlocks in TMs, a novel deadlock avoidance scheme, called proxy policy, is proposed. Moreover, both the deterministic and fully adaptive routing techniques in TMs are proposed using proxy policy to prevent deadlocks. Sufficient simulation results are presented to show the effectiveness of the TM network and the new routing schemes.
引用
收藏
页码:109 / 117
页数:9
相关论文
共 50 条
  • [1] A cost-effective architecture for optical multistage interconnection network
    Moudi, Mehrnaz
    Othmann, Mohamed
    [J]. Journal of Networks, 2013, 8 (02) : 345 - 350
  • [2] Towards a cost-effective interconnection network architecture with QoS and congestion management support
    Martinez, A.
    Garcia, P. J.
    Alfaro, F. J.
    Sanchez, J. L.
    Flich, J.
    Quiles, F. J.
    Duato, J.
    [J]. EURO-PAR 2006 PARALLEL PROCESSING, 2006, 4128 : 884 - 895
  • [3] A survivable and cost-effective IP metro interconnect architecture
    Veitch, P
    [J]. IEEE COMMUNICATIONS MAGAZINE, 2003, 41 (12) : 100 - 105
  • [4] A COST-EFFECTIVE MULTISTAGE INTERCONNECTION NETWORK WITH NETWORK OVERLAPPING AND MEMORY INTERLEAVING
    SHIN, KG
    LIU, JC
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (12) : 1088 - 1101
  • [5] A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing
    Xiang, Dong
    [J]. 2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 207 - 212
  • [6] Block-switch networks: A cost-effective class of interconnection network
    Chiang, WK
    Chen, RJ
    [J]. COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1997, 12 (03): : 175 - 185
  • [7] The mercury interconnect architecture: A cost-effective infrastructure for high-performance servers
    Weber, WD
    Gold, S
    Helland, P
    Shimizu, T
    Wicki, T
    Wilcke, W
    [J]. 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 1997, : 98 - 107
  • [8] A cost-effective methodology for the evaluation of interconnection networks
    Lopez, P
    Alcover, R
    Duato, J
    Zunica, L
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (9-10) : 815 - 830
  • [9] Towards cost-effective and low latency data center network architecture
    Wang, Ting
    Su, Zhiyang
    Xia, Yu
    Qin, Bo
    Hamdi, Mounir
    [J]. COMPUTER COMMUNICATIONS, 2016, 82 : 1 - 12
  • [10] A cost-effective architecture for 3G wireless network evolution
    Sun, D
    Mukhopadhyay, A
    Magee, FR
    Zhao, ZX
    [J]. CCCT 2003, VOL6, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: III, 2003, : 149 - 154