A bufferless optical network-on-chip router

被引：1

作者：

Zhang, Na ^{[1
]}

Gu, Huaxi ^{[1
]}

Yang, Yintang ^{[2
]}

Chen, Zheng ^{[1
]}

Chen, Ke ^{[1
]}

机构：

[1] Xidian Univ, State Key Lab ISN, Xian, Peoples R China

[2] Xidian Univ, Inst Microelect, Xian, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 21期

基金：

美国国家科学基金会;

关键词：

optical NoC; deflection routing; router architecture;

D O I：

10.1587/elex.10.20130681

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In optical Network-on-Chip (NoC), packet switching remains popular owing to its scalability and reliability. Considering no mature optical buffering technology, deflection routing is preferable to resolve the output port contention. Reduction of deflection probability is essential to bufferless deflection optical NoC. This letter proposes a new 5*5 router architecture, and especially a deflection-supported switching fabric. Moreover, an ejection unit and an injection unit are designed to reduce the deflection. Additionally, priority-based routing computation and port allocation algorithms are designed based on the new switching fabric. The simulation results show that our proposal can improve performance at acceptable insertion loss.

引用

页数：6

共 50 条

[1] A load balancing bufferless deflection router for network-on-chip
周小锋
朱樟明
周端
[J]. Journal of Semiconductors., 2016, 37 (07) - 115
[2] A load balancing bufferless deflection router for network-on-chip
Zhou Xiaofeng
Zhu Zhangming
Zhou Duan
[J]. JOURNAL OF SEMICONDUCTORS, 2016, 37 (07)
[3] A load balancing bufferless deflection router for network-on-chip
周小锋
朱樟明
周端
[J]. Journal of Semiconductors, 2016, (07) : 108 - 115
[4] An Approximate Bufferless Network-on-Chip
Wang, Ling
Wang, Xiaohang
Wang, Yadong
[J]. IEEE ACCESS, 2019, 7 : 141516 - 141532
[5] LDBR: Low-deflection bufferless router for cost-sensitive network-on-chip design
Li, Yuhai
Mei, Kuizhi
Liu, Yuehu
Zheng, Nanning
Xu, Yi
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (07) : 669 - 680
[6] A 1-Cycle 1.25 GHz Bufferless Router for 3D Network-on-Chip
Feng, Chaochao
Lu, Zhonghai
Jantsch, Axel
Zhang, Minxuan
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (05): : 1519 - 1522
[7] Router with Centralized Buffer for Network-on-Chip
Wang, Ling
Zhang, Jianwen
Yang, Xiaoqing
Wen, Dongxin
[J]. GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 469 - 474
[8] Configurable network-on-chip router macrocells
Saponara, Sergio
Fanucci, Luca
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 141 - 150
[9] Reconfigurable Router Design for Network-On-Chip
Mathew, Minu
Mugilan, D.
[J]. 2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272
[10] Flexible router architecture for network-on-chip
Sayed, Mostafa S.
Shalaby, Ahmed
El-Sayed, Mohamed
Goulart, Victor
[J]. COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2012, 64 (05) : 1301 - 1310

← 1 2 3 4 5 →