A bufferless optical network-on-chip router

被引：1

作者：

Zhang, Na ^{[1
]}

Gu, Huaxi ^{[1
]}

Yang, Yintang ^{[2
]}

Chen, Zheng ^{[1
]}

Chen, Ke ^{[1
]}

机构：

[1] Xidian Univ, State Key Lab ISN, Xian, Peoples R China

[2] Xidian Univ, Inst Microelect, Xian, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 21期

基金：

美国国家科学基金会;

关键词：

optical NoC; deflection routing; router architecture;

D O I：

10.1587/elex.10.20130681

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In optical Network-on-Chip (NoC), packet switching remains popular owing to its scalability and reliability. Considering no mature optical buffering technology, deflection routing is preferable to resolve the output port contention. Reduction of deflection probability is essential to bufferless deflection optical NoC. This letter proposes a new 5*5 router architecture, and especially a deflection-supported switching fabric. Moreover, an ejection unit and an injection unit are designed to reduce the deflection. Additionally, priority-based routing computation and port allocation algorithms are designed based on the new switching fabric. The simulation results show that our proposal can improve performance at acceptable insertion loss.

引用

页数：6

共 50 条

[31] A novel technique for flit traversal in network-on-chip router
Monika Katta
T. K. Ramesh
Juha Plosila
[J]. Computing, 2023, 105 : 2647 - 2673
[32] Tackling Permanent Faults in the Network-on-Chip Router Pipeline
Poluri, Pavan
Louri, Ahmed
[J]. 2013 25TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2013, : 49 - 56
[33] Centralized Priority Management Allocation for Network-on-Chip Router
Yan, Pengzhan
Sridhar, Ramalingam
[J]. 2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 290 - 295
[34] Analyzing the Error Propagation in a Parameterizable Network-on-Chip Router
de Melo, Douglas Rossi
Zeferino, Cesar Albenes
Dilillo, Luigi
Bezerra, Eduardo Augusto
[J]. 2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS), 2019,
[35] Design and implementation of congestion aware router for network-on-chip
Balakrishnan, Melvin T.
Venkatesh, T. G.
Bhaskar, A. Vijaya
[J]. INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 43 - 57
[36] Roundabout: a Network-on-Chip Router with Adaptive Buffer Sharing
Effiong, Charles
Sassatelli, Gilles
Gamatie, Abdoulaye
[J]. 2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 65 - 68
[37] A Spare Router based Reliable Network-on-Chip Design
Chatterjee, Navonil
Chattopadhyay, Santanu
Manna, Kanchan
[J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1957 - 1960
[38] A novel technique for flit traversal in network-on-chip router
Katta, Monika
Ramesh, T. K.
Plosila, Juha
[J]. COMPUTING, 2023, 105 (12) : 2647 - 2673
[39] Network-on-Chip Router Design with Buffer-Stealing
Su, Wan-Ting
Shen, Jih-Sheng
Hsiung, Pao-Ann
[J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[40] Congestion-Aware Network-on-Chip Router Architecture
Wang, Chifeng
Hu, Wen-Hsiang
Bagherzadeh, Nader
[J]. 15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 137 - 144

← 1 2 3 4 5 →