Fuzzy Flow Regulation for Network-on-Chip based Chip Multiprocessors Systems

被引:0
|
作者
Yao, Yuan [1 ]
Lu, Zhonghai [1 ]
机构
[1] KTH Royal Inst Technol, Dept Elect Syst, Sch ICT, Stockholm, Sweden
关键词
Network-on-Chip; Chip Multiprocessor; Flow Regulation; Fuzzy Logic;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Flow regulation is a traffic shaping technique, which can be used to improve communication performance with better utilization of network resources in chip multi-processors (CMPs). This paper presents fuzzy flow regulation. Being different from the static flow regulation policy, our system makes regulation decisions fully dynamically according to traffic dynamism and the state of interconnection network. The central idea is to use fuzzy logic to mimic the behavior of an expert that can recognize the network status and then intelligently control the admission of input flows. As the experiment results show, the maximum improvement in average delay reaches 53.0% against static regulation and 37.4% against no regulation. The maximum improvement in average throughput reaches 37.5% against static regulation and 23.8% against no regulation.
引用
收藏
页码:343 / 348
页数:6
相关论文
共 50 条
  • [1] Dynamic Energy and Reliability Management in Network-on-Chip based Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    [J]. 2017 EIGHTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2017,
  • [2] Cache-aware network-on-chip for chip multiprocessors
    Tatas, Konstantinos
    Kyriacou, Costas
    Dekoulis, George
    Demetriou, Demetris
    Avraam, Costas
    Christou, Anastasia
    [J]. VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [3] Virtualizing network-on-chip resources in chip-multiprocessors
    Trivino, Francisco
    Sanchez, Jose L.
    Alfaro, Francisco J.
    Flich, Jose
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 230 - 245
  • [4] Shield: A Reliable Network-on-Chip Router Architecture for Chip Multiprocessors
    Poluri, Pavan
    Louri, Ahmed
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (10) : 3058 - 3070
  • [5] An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors
    Lotfi-Kamran, Pejman
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (05) : 1656 - 1662
  • [6] Compiler Directed Network-on-Chip Reliability Enhancement for Chip Multiprocessors
    Ozturk, Ozcan
    Kandemir, Mahmut
    Irwin, Mary J.
    Narayanan, H. K.
    [J]. ACM SIGPLAN NOTICES, 2010, 45 (04) : 85 - 94
  • [7] Compiler Directed Network-on-Chip Reliability Enhancement for Chip Multiprocessors
    Ozturk, Ozcan
    Kandemir, Mahmut
    Irwin, Mary J.
    Narayanan, H. K.
    [J]. LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, 2010, : 85 - 94
  • [8] GigaNoC - A hierarchical Network-on-Chip for scalable Chip-Multiprocessors
    Puttmann, Christoph
    Niemann, Joerg-Christian
    Porrmann, Mario
    Rueckert, Ulrich
    [J]. DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 495 - +
  • [9] A-WiNoC: Adaptive Wireless Network-on-Chip Architecture for Chip Multiprocessors
    DiTomaso, Dominic
    Kodi, Avinash
    Matolak, David
    Kaya, Savas
    Laha, Soumyasanta
    Rayess, William
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (12) : 3289 - 3302
  • [10] Analysis of network-on-chip topologies for cost-efficient chip multiprocessors
    Ortin-Obon, Marta
    Suarez-Gracia, Dario
    Villarroya-Gaudo, Maria
    Izu, Cruz
    Vinals-Yufera, Victor
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 42 : 24 - 36