An efficient wrapper scan chain configuration method for network-on-chip testing

被引:0
|
作者
Li, Ming [1 ]
Jone, Wen-Ben [1 ]
Zeng, Qing-An [1 ]
机构
[1] Univ Cincinnati, Dept Elect & Comp Engn & Comp Sci, Cincinnati, OH 45221 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chip (NoC) is the new paradigm for core-based system design. Reuse of the on-chip communication network for testing cores in a NoC-based system is critical to reduce test cost for this new architecture. However, many new challenging issues come up correspondingly. In this paper, we propose a test data transportation method with multiple data flit formats and a novel scan chain configuration method to maximize the utilization of the on-chip network channel without adding too much hardware overhead. Experimental results on ITC'02 benchmarks show that the new wrapper scan chain configuration method (with the aid of multiple data flit formats) leads to substantial reduction in network channel waste, and thus results in a significant overall reduction of time and energy for testing the entire system. The test wrapper architecture that supports the new method of test data transportation is very simple, and has been verified by VHDL simulation.
引用
收藏
页码:147 / +
页数:2
相关论文
共 50 条
  • [1] Testing network-on-chip communication fabrics
    Grecu, Cristian
    Ivanov, Andre
    Saleh, Resve
    Pande, Partha P.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (12) : 2201 - 2214
  • [2] PUF-based Secure Test Wrapper Design for Network-on-Chip
    Zhang, Ying
    Li, Yuanxiang
    Chen, Xin
    Yang, Jizhong
    Hua, Yifeng
    Yao, Jiaoyan
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2022, : 181 - 184
  • [3] TDM virtual-circuit configuration for network-on-chip
    Lu, Zhonghai
    Jantsch, Axel
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1021 - 1034
  • [4] Model Based Testing of a Network-on-Chip Component
    Tsiopoulos, Leonidas
    Satpathy, Manoranjan
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 253 (02) : 101 - 116
  • [5] Non-Blocking Testing for Network-on-Chip
    Huang, Letian
    Wang, Junshi
    Ebrahimi, Masoumeh
    Daneshtalab, Masoud
    Zhang, Xiaofan
    Li, Guangjun
    Jantsch, Axel
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (03) : 679 - 692
  • [6] Efficient Application Specification for Network-on-Chip Exploration
    Zhang, Zhe
    Hu, Xiaoming
    [J]. 2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 2, PROCEEDINGS, 2009, : 368 - 371
  • [7] An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors
    Lotfi-Kamran, Pejman
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (05) : 1656 - 1662
  • [8] BIST method of SRAM for network-on-chip
    Xu Chuanpei
    Tao Yi
    Wan Chunting
    [J]. PROCEEDINGS OF 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), VOL. 1, 2015, : 558 - 562
  • [9] An Efficient Network-on-Chip Router for Dataflow Architecture
    Shen, Xiao-Wei
    Ye, Xiao-Chun
    Tan, Xu
    Wang, Da
    Zhang, Lunkai
    Li, Wen-Ming
    Zhang, Zhi-Min
    Fan, Dong-Rui
    Sun, Ning-Hui
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2017, 32 (01) : 11 - 25
  • [10] CHAMELEON: CHANNEL Efficient Optical Network-on-Chip
    Le Beux, Sebastien
    Li, Hui
    O'Connor, Ian
    Cheshmi, Kazem
    Liu, Xuchen
    Trajkovic, Jelena
    Nicolescu, Gabriela
    [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,