The Chip Is the Network: Toward a Science of Network-on-Chip Design

被引:57
|
作者
Marculescu, Radu [1 ]
Bogdan, Paul [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA
关键词
D O I
10.1561/1000000011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this survey, we address the concept of network in three different contexts representing the deterministic, probabilistic, and statistical physics-inspired design paradigms. More precisely, we start by considering the natural representation of networks as graphs and discuss the main deterministic approaches to Network-on-Chip (NoC) design. Next, we introduce a probabilistic framework for network representation and optimization and present a few major approaches for NoC design proposed to date. Last but not least, we model the network as a thermodynamic system and discuss a statistical physics-based approach to characterize the network traffic. This formalism allows us to address the network concept in the most general context, point out the main limitations of the proposed solutions, and suggest a few open-ended problems.
引用
收藏
页码:371 / 461
页数:91
相关论文
共 50 条
  • [1] On the design of a photonic network-on-chip
    Shacham, Assaf
    Bergman, Keren
    Carloni, Luca P.
    NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 53 - +
  • [2] Asynchronous network node design for network-on-chip
    Wang, X
    Sigüenza-Tortosa, D
    Ahonen, T
    Nurmi, J
    ISSCS 2005: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, Proceedings, 2005, : 55 - 58
  • [3] Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey
    Asadi, Bahareh
    Zia, Syed Maqsood
    Al-Khafaji, Hamza Mohammed Ridha
    Mohamadian, Asghar
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2023, 39 (01): : 11 - 25
  • [4] Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey
    Bahareh Asadi
    Syed Maqsood Zia
    Hamza Mohammed Ridha Al-Khafaji
    Asghar Mohamadian
    Journal of Electronic Testing, 2023, 39 : 11 - 25
  • [5] Switch design and implementation for Network-on-Chip
    Ye, Qiang
    Liu, Jian
    Zheng, Li-Rong
    Proceedings of the Seventh IEEE CPMT Conference on High Density Microsystem Design, Packaging and Failure Analysis (HDP'05), 2005, : 412 - 418
  • [6] Reconfigurable Router Design for Network-On-Chip
    Mathew, Minu
    Mugilan, D.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272
  • [7] Network-on-Chip design and synthesis outlook
    Atienza, David
    Angiolini, Federico
    Murali, Srinivasan
    Pullini, Antonio
    Benini, Luca
    De Micheli, Giovanni
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (03) : 340 - 359
  • [8] The Design and Implementation of a Hierarchical Network-on-Chip
    Braham, Chorfi Chandarli
    Ji Weixing
    Zhang Lingyu
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2966 - 2974
  • [9] Network-on-chip architectures and design methods
    Benini, L
    Bertozzi, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 261 - 272
  • [10] Hierarchical network-on-chip design method
    Microprocessor Research and Development Center, Peking University, Beijing 100871, China
    Beijing Daxue Xuebao Ziran Kexue Ban, 2007, 5 (669-676):