Verification of submodeling technique in thermomechanical reliability assessment of flip-chip package assembly

被引:23
|
作者
Lai, YS [1 ]
Wang, TH [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung 811, Taiwan
关键词
D O I
10.1016/j.microrel.2004.09.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we verified the submodeling technique applied in the thermomechanical reliability assessment of a flip-chip BGA under accelerated thermal cycling test conditions. Since the steady-state creep model was implemented for the solder bump to better represent its realistic mechanical behavior, submodeling procedures developed specifically for path-dependent thermomechanical problems were considered. A detailed global model for the flip-chip BGA was built up to verify submodeling solutions. This model also served as a benchmark to examine solution discrepancies caused by different simplifications of the global model. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:575 / 582
页数:8
相关论文
共 50 条
  • [1] Numerical evaluation of thermal cycling reliability of high performance flip-chip package assembly using submodeling analysis
    Kao, Chin-Li
    Lai, Yi-Shao
    Wang, Tong Hong
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2007, 30 (02) : 349 - 352
  • [2] Optimization of board-level thermomechanical reliability of high performance flip-chip package assembly
    Wang, Tong Hong
    Wang, Ching-Chun
    Lai, Yi-Shao
    Chang, Kuo-Chin
    Lee, Chien-Hsun
    MICROELECTRONIC ENGINEERING, 2008, 85 (04) : 659 - 664
  • [3] Microspring Characterization and Flip-Chip Assembly Reliability
    Cheng, Bowen
    De Bruyker, Dirk
    Chua, Chris
    Sahasrabuddhe, Kunal
    Shubin, Ivan
    Cunningham, John E.
    Luo, Ying
    Boehringer, Karl F.
    Krishnamoorthy, Ashok V.
    Chow, Eugene M.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (02): : 187 - 196
  • [4] On the design parameters of flip-chip PBGA package assembly for optimum solder ball reliability
    Verma, K
    Park, SB
    Han, B
    Ackerman, W
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 300 - 307
  • [5] Thermomechanical reliability assessment of large organic flip-chip ball grid array packages
    Sylvester, MF
    Banks, DR
    Kern, RL
    Pofahl, RG
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 851 - 860
  • [6] FLIP-CHIP ASSEMBLY
    HUGLE, WB
    BAMBERG, JL
    PEDROTTI, DG
    SOLID STATE TECHNOLOGY, 1969, 12 (08) : 62 - &
  • [7] Flip-chip BGA assembly process and reliability improvements
    Thompson, P
    Koehler, C
    Petras, M
    Solis, C
    NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 84 - 90
  • [8] Reliability study of the laminate-based flip-chip chip scale package
    Matsuda, Y
    Takai, T
    Okada, Y
    Lall, P
    Koehler, C
    Tessler, T
    Olsen, D
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 40 - 44
  • [9] Assembly and reliability of "large die" flip-chip chip scale packages
    Gaffney, K
    Erich, R
    2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 137 - 142
  • [10] A flip-chip LIGA assembly technique via electroplating
    L.-W. Pan
    L. Lin
    J. Ni
    Microsystem Technologies, 2001, 7 : 40 - 43