Numerical evaluation of thermal cycling reliability of high performance flip-chip package assembly using submodeling analysis

被引:4
|
作者
Kao, Chin-Li [1 ]
Lai, Yi-Shao [1 ]
Wang, Tong Hong [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil lab, Kaohsiung 811, Taiwan
关键词
submodeling; finite element analysis; thermal cycling; high-performance flip-chip package;
D O I
10.1080/02533839.2007.9671262
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper applies the submodeling technique in analyzing thermal cycling reliability of high performance flip-chip ball grid array package assemblies. The packages have one-piece tunnel-type heat spreaders with different lead widths, connected to chips using different thermal interface materials. The global model contains no solder bumps to simplify the analysis. The calculated displacement field of the global model is then interpolated on the boundary of the submodel that contains the critical solder bump. The submodel is solved using the prescribed displacement boundary conditions together with external thermal loads to evaluate thermomechanical reliability of the critical solder bump.
引用
收藏
页码:349 / 352
页数:4
相关论文
共 50 条
  • [1] Verification of submodeling technique in thermomechanical reliability assessment of flip-chip package assembly
    Lai, YS
    Wang, TH
    MICROELECTRONICS RELIABILITY, 2005, 45 (3-4) : 575 - 582
  • [2] Thermal cycling analysis of flip-chip solder joint reliability
    Pang, JHL
    Chong, DYR
    Low, TH
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (04): : 705 - 712
  • [3] Reliability analysis in flip chip package under thermal cycling
    Yeh, MK
    Tsai, CY
    ADVANCES IN FRACTURE AND FAILURE PREVENTION, PTS 1 AND 2, 2004, 261-263 : 489 - 494
  • [4] Thermal performance of a high end flip-chip organic package
    Calmidi, VV
    Sathe, SB
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 511 - 516
  • [5] Optimization of board-level thermomechanical reliability of high performance flip-chip package assembly
    Wang, Tong Hong
    Wang, Ching-Chun
    Lai, Yi-Shao
    Chang, Kuo-Chin
    Lee, Chien-Hsun
    MICROELECTRONIC ENGINEERING, 2008, 85 (04) : 659 - 664
  • [6] Reliability assessment of a high performance flip-chip BGA package (organic substrate based) using finite element analysis
    Chong, DYR
    Kapoor, R
    Sun, AYS
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 207 - 213
  • [7] Reliability Evaluation of Board-Level Flip-Chip Package under Coupled Mechanical Compression and Thermal Cycling Test Conditions
    Shih, Meng-Kai
    Liu, Yu-Hao
    Lee, Calvin
    Hung, C. P.
    MATERIALS, 2023, 16 (12)
  • [8] Thermal fatigue analysis of the Flip-Chip assembly on the Polymer Stud Grid Array (PSGA™) package
    Vandevelde, B
    Beyne, E
    Van Puymbroeck, J
    Heerman, M
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 823 - 829
  • [9] Thermal performance of an MCM flip-chip assembly in liquid nitrogen
    Ulrich, RK
    Rajan, S
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1996, 19 (04): : 451 - 457
  • [10] On the design parameters of flip-chip PBGA package assembly for optimum solder ball reliability
    Verma, K
    Park, SB
    Han, B
    Ackerman, W
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 300 - 307