Verification of submodeling technique in thermomechanical reliability assessment of flip-chip package assembly

被引:23
|
作者
Lai, YS [1 ]
Wang, TH [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung 811, Taiwan
关键词
D O I
10.1016/j.microrel.2004.09.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we verified the submodeling technique applied in the thermomechanical reliability assessment of a flip-chip BGA under accelerated thermal cycling test conditions. Since the steady-state creep model was implemented for the solder bump to better represent its realistic mechanical behavior, submodeling procedures developed specifically for path-dependent thermomechanical problems were considered. A detailed global model for the flip-chip BGA was built up to verify submodeling solutions. This model also served as a benchmark to examine solution discrepancies caused by different simplifications of the global model. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:575 / 582
页数:8
相关论文
共 50 条
  • [41] VISCO-ELASTIC EFFECT OF UNDERFILL MATERIAL IN RELIABILITY ANALYSIS OF FLIP-CHIP PACKAGE
    Kanda, Yoshihiko
    Zama, Kunihiro
    Kariya, Yoshiharu
    Mikami, Takao
    Kobayashi, Takaya
    Sato, Toshiyuki
    Enomoto, Toshiaki
    Hirata, Koichi
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 755 - 759
  • [42] Characterization of warpage of flip-chip PBGA package and its effect on solder joint reliability
    Park, S
    Han, B
    Verma, K
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 253 - 258
  • [43] Using computer models to identify optimal conditions for flip-chip assembly and reliability
    Bailey, Christopher
    Lu, Hua
    Glinski, Greg
    Wheeler, Daniel
    Hamilton, Phil
    Hendriksen, Mike
    Smith, Brian
    1600, Emerald Group Publishing Ltd. (28):
  • [44] Flip-Chip Bonding Fabrication Technique
    Azmi, Tengku Muhammad Afif bin Tengku
    bin Sulaiman, Nadzril
    6TH INTERNATIONAL CONFERENCE ON MECHATRONICS (ICOM'17), 2017, 260
  • [45] Industry-leading flip-chip PBGA package
    不详
    SOLID STATE TECHNOLOGY, 2000, 43 (09) : 26 - +
  • [46] Analysis of fatigue delamination growth in flip-chip package
    Lai, Y. -S.
    Chen, C. -H.
    Chiu, T. -C.
    ACTA MECHANICA, 2014, 225 (10) : 2761 - 2773
  • [47] Improving heat transfer from a flip-chip package
    Bash, CE
    Blanco, RL
    HEWLETT-PACKARD JOURNAL, 1997, 48 (04): : 121 - 125
  • [48] Analysis of fatigue delamination growth in flip-chip package
    Y.-S. Lai
    C.-H. Chen
    T.-C. Chiu
    Acta Mechanica, 2014, 225 : 2761 - 2773
  • [49] Characterization of peripheral and core SSOs in a flip-chip package
    Kollipara, R
    Lin, L
    Oehrle, G
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1997, : 121 - 124
  • [50] Flip-Chip on Glass (FCOG) Package for Low Warpage
    McCann, Scott R.
    Sundaram, Venkatesh
    Tummala, Rao R.
    Sitaraman, Suresh K.
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2189 - 2193