Analysis of fatigue delamination growth in flip-chip package

被引:7
|
作者
Lai, Y. -S. [1 ]
Chen, C. -H. [1 ]
Chiu, T. -C. [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Mech Engn, Tainan 701, Taiwan
关键词
STRESS INTENSITY FACTORS; MECHANICS; FRACTURE;
D O I
10.1007/s00707-014-1201-6
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
An incremental crack extension procedure is implemented for simulating the growth of an interface defect in an electronic flip-chip device subjected to fatigue temperature cycling. The distributions of fracture mechanics parameters including the strain energy release rate, the stress intensity factors and phase angles along the curvilinear front of an embedded corner defect on the interface of silicon die and underfill are estimated and substituted into a subcritical crack growth model to predict the evolution of the defect under cyclic loading condition. It is observed from the analysis that the corner defect is under crack faces contact condition during temperature cycling, and consequently, the delamination growth is under mode-II and mode-III driving forces. In addition, the crack growth rate is highest in the middle of the crack front, and the corner crack evolves from an initially concave front to a quarter-circular front under temperature cycling.
引用
收藏
页码:2761 / 2773
页数:13
相关论文
共 50 条
  • [1] Analysis of fatigue delamination growth in flip-chip package
    Y.-S. Lai
    C.-H. Chen
    T.-C. Chiu
    Acta Mechanica, 2014, 225 : 2761 - 2773
  • [2] An analysis of interface delamination in flip-chip packages
    Mercado, LL
    Sarihan, V
    Hauck, T
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1332 - 1337
  • [3] Mechanical fatigue test method for chip/underfill delamination in flip-chip packages
    Hirohata, K
    Kawamura, N
    Mukai, M
    Kawakami, T
    Aoki, H
    Takahashi, K
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (03): : 217 - 222
  • [4] Fluxonium qubits in a flip-chip package
    Somoroff, Aaron
    Truitt, Patrick
    Weis, Adam
    Bernhardt, Jacob
    Yohannes, Daniel
    Walter, Jason
    Kalashnikov, Konstantin
    Renzullo, Mario
    Mencia, Raymond A.
    Vavilov, Maxim G.
    Manucharyan, Vladimir E.
    Vernik, Igor V.
    Mukhanov, Oleg A.
    PHYSICAL REVIEW APPLIED, 2024, 21 (02)
  • [5] Development of thin flip-chip BGA for package on package
    Suzuki, Yasuhiro
    Kayashima, Yuuji
    Maeda, Takehik
    Matsuura, Yoshihiro
    Sekiguchi, Tomobisa
    Watanabe, Akio
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 8 - +
  • [6] Thermal fatigue analysis of the Flip-Chip assembly on the Polymer Stud Grid Array (PSGA™) package
    Vandevelde, B
    Beyne, E
    Van Puymbroeck, J
    Heerman, M
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 823 - 829
  • [7] Lock-in Thermography for Flip-chip Package Failure Analysis
    Cao, Lihong
    Venkata, Manasa
    Huynh, Jeffery
    Tan, Joseph
    Tay, Meng-Yeow
    Qiu, Wen
    Wadhwa, Kannu
    Schlangen, Rudolf
    ISTFA 2012: CONFERENCE PROCEEDINGS FROM THE 38TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2012, : 316 - 324
  • [8] In-situ monitoring of interface delamination by local thermal transducers exemplified for a flip-chip package
    Wunderle, B.
    May, D.
    Ras, M. Abo
    Sheva, S.
    Schulz, M.
    Woehrmann, M.
    Bauer, J.
    Keller, J.
    2016 22ND INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2016, : 230 - 235
  • [9] Investigation of Electrical Discontinuity in Flip-chip Package
    Xu, Yanbo
    Yang, Xiaoli
    Li, Yan
    Zuo, Panpan
    Zheng, Hongxing
    Li, Erping
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [10] Electrical Characteristics of Flip-Chip Package Interconnection
    Li, Hongbin
    Zhao, Quanming
    Zuo, Panpan
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 1003 - 1005