Analysis of fatigue delamination growth in flip-chip package

被引:7
|
作者
Lai, Y. -S. [1 ]
Chen, C. -H. [1 ]
Chiu, T. -C. [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Mech Engn, Tainan 701, Taiwan
关键词
STRESS INTENSITY FACTORS; MECHANICS; FRACTURE;
D O I
10.1007/s00707-014-1201-6
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
An incremental crack extension procedure is implemented for simulating the growth of an interface defect in an electronic flip-chip device subjected to fatigue temperature cycling. The distributions of fracture mechanics parameters including the strain energy release rate, the stress intensity factors and phase angles along the curvilinear front of an embedded corner defect on the interface of silicon die and underfill are estimated and substituted into a subcritical crack growth model to predict the evolution of the defect under cyclic loading condition. It is observed from the analysis that the corner defect is under crack faces contact condition during temperature cycling, and consequently, the delamination growth is under mode-II and mode-III driving forces. In addition, the crack growth rate is highest in the middle of the crack front, and the corner crack evolves from an initially concave front to a quarter-circular front under temperature cycling.
引用
收藏
页码:2761 / 2773
页数:13
相关论文
共 50 条
  • [21] Study of Underfill-to-Soldermask Delamination in Flip-chip Packages
    Oh, Z. Y.
    Newman, R.
    Ong, M. C.
    Foo, F. J.
    2012 19TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2012,
  • [22] Scanning acoustic microscopy investigation of engineered flip-chip delamination
    Hutt, DA
    Webb, DP
    Hung, KC
    Tang, CW
    Conway, PP
    Whalley, DC
    Chan, YC
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 191 - 199
  • [23] Thermal stress analysis of the low-k layer in a flip-chip package
    Wang, L.
    Xu, C.
    Lin, L.
    Yang, C.
    Wang, J.
    Xiao, F.
    Zhang, W.
    MICROELECTRONIC ENGINEERING, 2016, 163 : 78 - 82
  • [24] Interfacial delamination and fatigue life estimation of 3D solder bumps in flip-chip packages
    Gu, Y
    Nakamura, T
    MICROELECTRONICS RELIABILITY, 2004, 44 (03) : 471 - 483
  • [25] Interfacial delamination analysis at chip/underfill interface and investigation of its effect on flip-chip's reliability
    Gao, Xiang
    Wang, Fei
    Liu, Sheng
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 954 - 958
  • [26] Mechanical Characterization Comparison as Flip-Chip Package to Fan-Out Package
    Chen, Dao-Long
    Sung, Po-Hsien
    Yin, Wei-Jie
    Shih, Meng-Kai
    Tarng, David
    Hung, Chih-Pin
    2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 266 - 269
  • [27] Proximity Communication Flip-Chip Package with Micron Chip-to-chip Alignment Tolerances
    Sze, T.
    Giere, M.
    Guenin, B.
    Nettleton, N.
    Popovic, D.
    Shi, J.
    Bezuk, S.
    Ho, R.
    Drost, R.
    Douglas, D.
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 966 - +
  • [28] Application of Underfill for Flip-Chip Package Using Ultrasonic Bonding
    Noh, Bo-In
    Koo, Ja-Myeong
    Jo, Jung-Lae
    Jung, Seung-Boo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (05) : 4257 - 4261
  • [29] THERMAL STRESS-FREE PACKAGE FOR FLIP-CHIP DEVICES
    KOHARA, M
    HATTA, M
    GENJYO, H
    SHIBATA, H
    NAKATA, H
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1984, 7 (04): : 411 - 416
  • [30] Flip-Chip Package for 28G SerDes Interface
    Wenzel, Robert
    Zhou, Tingdong
    Karako, Steve
    2016 IEEE 25TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2016, : 11 - 13