Verification of submodeling technique in thermomechanical reliability assessment of flip-chip package assembly

被引:23
|
作者
Lai, YS [1 ]
Wang, TH [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung 811, Taiwan
关键词
D O I
10.1016/j.microrel.2004.09.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we verified the submodeling technique applied in the thermomechanical reliability assessment of a flip-chip BGA under accelerated thermal cycling test conditions. Since the steady-state creep model was implemented for the solder bump to better represent its realistic mechanical behavior, submodeling procedures developed specifically for path-dependent thermomechanical problems were considered. A detailed global model for the flip-chip BGA was built up to verify submodeling solutions. This model also served as a benchmark to examine solution discrepancies caused by different simplifications of the global model. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:575 / 582
页数:8
相关论文
共 50 条
  • [21] Investigation of Electrical Discontinuity in Flip-chip Package
    Xu, Yanbo
    Yang, Xiaoli
    Li, Yan
    Zuo, Panpan
    Zheng, Hongxing
    Li, Erping
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [22] Electrical Characteristics of Flip-Chip Package Interconnection
    Li, Hongbin
    Zhao, Quanming
    Zuo, Panpan
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 1003 - 1005
  • [23] Processing mechanics for flip-chip assembly
    Wang, JJ
    Qian, ZF
    Liu, S
    MICROELECTRONIC PACKAGING AND LASER PROCESSING, 1997, 3184 : 22 - 29
  • [24] Modeling and Simulation of Multilayer Flip-Chip Package
    Li, Hongbin
    Zhao, Quanming
    Zuo, Panpan
    2016 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2016,
  • [25] Flip-chip packaging reliability advances
    Alcoe, David
    Blackwell, Kim
    Laine, Eric
    Advanced Packaging, 2000, 9 (06):
  • [26] Flip-chip assembly for photonic circuits
    Wörhoff, K
    Heideman, RG
    Gilde, MJ
    Blidegn, K
    Heschel, M
    van den Vlekkert, H
    MICRO-OPTICS: FABRICATION, PACKAGING, AND INTEGRATION, 2004, 5454 : 9 - 20
  • [27] Double bump flip-chip assembly
    Yan, Kathy Wei
    Johnson, R. Wayne
    Stapleton, Russell
    Ghosh, Kalyan
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2006, 29 (02): : 119 - 133
  • [28] Reliability issues for flip-chip packages
    Ho, PS
    Wang, GT
    Ding, M
    Zhao, JH
    Dai, X
    MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 719 - 737
  • [29] Thermomechanical Reliability of Nickel Pillar Interconnections Replacing Flip-Chip Solder Without Underfill
    Aggarwal, Ankur O.
    Raj, P. Markondeya
    Lee, Baik-Woo
    Yim, Myung Jin
    Iyer, Mahadevan
    Wong, C. P.
    Tummala, Rao R.
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (04): : 341 - 354
  • [30] Comparative study of solder joint reliability assessment on fan-out CSP and flip-chip DCA package
    Vance Liu
    Koustav Sinha
    Chia-Tien Chen
    Yi-Jing Chen
    Yi-Yu Chen
    Richard Fan
    Chien-Ming Chen
    Chong Leong Gan
    Journal of Materials Science: Materials in Electronics, 2023, 34