High-Speed FPGA Implementation for DWT of Lifting Scheme

被引：0
|
作者：
Wang, Wei [1 ]
Du, Zhiyun [1 ]
Zeng, Yong [1 ]
机构：
[1] Chongqing Univ Posts & Telecommun, Coll Elect Engn, Chongqing 400065, Peoples R China
来源：
2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8 | 2009年
关键词：
Discrete wavelet transform (DWT); lifting scheme; multi-stage pipelining; FPGA;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new approach for Discrete Wavelet Transform (DWT) has been proposed recently under the name of lifting scheme. This scheme presents many advantages over the convolution-based approach. In this paper, a high speed 9/7 lifting DWT algorithm which is implementation on FPGA with multi-stage pipelining structure and rational 9/7 coefficients is presented. Compared with the architecture without multi-stage pipeline, the proposed architecture has higher operating frequency, the design raises operating frequency around 3 times more fast, at the expense of about 40% more hardware area. The hardware architecture is suitable for high speed implementation.
引用
收藏
页码：2096 / 2099
页数：4
相关论文
共 50 条
  • [41] Implementation of high-speed high-resolution data conversion system using FPGA
    Cao Xiaoqiu
    Zeng Jin
    Yang Tao
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV, 2007, : 862 - 864
  • [42] A Novel High-Speed Parallel Scheme for Data Sorting Algorithm Based on FPGA
    Dong, Shengnan
    Wang, Xiaotao
    Wang, Xingbo
    PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3508 - +
  • [43] A hierarchical pipelining architecture and FPGA implementation for lifting-based 2-D DWT
    Chunhui Zhang
    Yun Long
    Fadi Kurdahi
    Journal of Real-Time Image Processing, 2007, 2 : 281 - 291
  • [44] DART28-FPGA implementation study for future high-speed links
    Wanotayaroj, C.
    Mendes, E.
    Baron, S.
    Kulis, S.
    JOURNAL OF INSTRUMENTATION, 2023, 18 (01):
  • [45] An Improved High-speed Canny Edge Detection Algorithm and Its Implementation on FPGA
    Peng, Fangxin
    Lu, Xiaofeng
    Lu, Hengli
    Shen, Sumin
    FOURTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2011): COMPUTER VISION AND IMAGE ANALYSIS: PATTERN RECOGNITION AND BASIC TECHNOLOGIES, 2012, 8350
  • [46] High-speed FPGA implementation of secure hash algorithm for IPSec and VPN applications
    Kakarountas, Athanasios P.
    Michail, Haralambos
    Milidonis, Athanasios
    Goutis, Costas E.
    Theodoridis, George
    JOURNAL OF SUPERCOMPUTING, 2006, 37 (02): : 179 - 195
  • [47] High-Speed FPGA Implementation of Orthogonal Matching Pursuit for Analog to Information Converter
    Liu, SuJuan
    Lyu, Ning
    Wang, ZiSheng
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 152 - 155
  • [48] High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications
    Athanasios P. Kakarountas
    Haralambos Michail
    Athanasios Milidonis
    Costas E. Goutis
    George Theodoridis
    The Journal of Supercomputing, 2006, 37 : 179 - 195
  • [49] Design and FPGA Implementation of High-Speed, Fixed-Latency Serial Transceivers
    Liu, Xue
    Deng, Qing-Xu
    Wang, Ze-Ke
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (01) : 561 - 567
  • [50] Design and implementation of an FPGA based high-speed data buffer for optical interconnects
    Voss, Sven-Hendrik
    Talmi, Maati
    Saniter, Juergen
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 675 - +
12345