Design and implementation of an FPGA based high-speed data buffer for optical interconnects

被引:0
|
作者
Voss, Sven-Hendrik [1 ]
Talmi, Maati [1 ]
Saniter, Juergen [2 ]
机构
[1] Heinrich Hertz Inst Nachrichtentech Berlin GmbH, Fraunhofer Inst Telecommun, Dept Image Proc, Einsteinufer 37, D-10587 Berlin, Germany
[2] Heinrich Hertz Inst Nachrichtentech Berlin GmbH, Fraunhofer Inst Telecommun, Dept Photon Networks, D-10587 Berlin, Germany
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the design and implementation of an innovative high-speed data buffer system for optical interconnects based on electrically reprogrammable FPGAs. It is characterized by high transfer rates and the dense integration of electrical and optical components on the basis of a printed circuit board (PCB). The high data rates and the highly parallelized system operation require a specific architecture and careful signal integrity design for proper functionality.
引用
收藏
页码:675 / +
页数:2
相关论文
共 50 条
  • [1] The Design and Implementation of High-Speed Codec Based on FPGA
    Ren, Weiji
    Liu, Hao
    [J]. 2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2018, : 427 - 432
  • [2] Design and Implementation of Data Acquisition System Based on FPGA and High-speed AD
    Li, Zhi
    Chen, Dahua
    [J]. MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 1515 - 1519
  • [3] Optical interconnects for high-speed data links
    Ryu, CM
    Koelle, U
    Johnson, SR
    Dowd, P
    Turpin, R
    Kelkar, P
    Zhang, YH
    [J]. OPTOELETRONIC INTEGRATED CIRCUITS AND PACKAGING III, 1999, 3631 : 10 - 17
  • [4] Design of high-speed data acquisition system based on FPGA
    Mu, L
    Bo, M
    [J]. ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 467 - 469
  • [5] High-speed LMS Algorithm's Design and Implementation Based on FPGA
    Liang, Jingjing
    Gao, Jingmin
    Ling, Weixin
    [J]. ADVANCED MEASUREMENT AND TEST, PTS 1-3, 2011, 301-303 : 1157 - +
  • [6] The Design and Implementation of ECC High-speed Encryption Engine Based on FPGA
    Liang, Wei
    Xu, JianBo
    Huang, WeiHong
    Peng, Li
    [J]. ADVANCED RESEARCH ON INDUSTRY, INFORMATION SYSTEM AND MATERIAL ENGINEERING, 2012, 459 : 544 - 548
  • [7] Design and implementation of high-speed real-time data acquisition system based on FPGA
    WANG Xu-ying Office of Academic Committee
    [J]. The Journal of China Universities of Posts and Telecommunications, 2006, (04) : 61 - 66
  • [8] FPGA-based Design and Implementation of High-speed Portable DSO
    Xu, Min
    Chang, Fei
    Zhao, Liping
    [J]. 2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL III, 2010, : 174 - 177
  • [9] Design and Implementation of High-Speed Real-Time Data Acquisition and Processing System based on FPGA
    Zhou, Guojuan
    Xiong, Guocan
    Yu, Fuhua
    Sun, Wen'E
    [J]. PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON SOCIAL SCIENCE AND TECHNOLOGY EDUCATION (ICSSTE 2016), 2016, 55 : 514 - 519
  • [10] Design and analysis of a multichannel transceiver for high-speed optical interconnects
    Sangirov, Jamshid
    Rakib-Uddin, Mohammad
    Sangirov, Gulomjon
    Ukaegbu, Ikechi Augustine
    Nakarmi, Bikash
    Lee, Tae-Woo
    Park, Hyo-Hoon
    [J]. OPTICAL AND QUANTUM ELECTRONICS, 2016, 48 (01) : 1 - 14