High-Speed FPGA Implementation for DWT of Lifting Scheme

被引：0
|
作者：
Wang, Wei [1 ]
Du, Zhiyun [1 ]
Zeng, Yong [1 ]
机构：
[1] Chongqing Univ Posts & Telecommun, Coll Elect Engn, Chongqing 400065, Peoples R China
来源：
2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8 | 2009年
关键词：
Discrete wavelet transform (DWT); lifting scheme; multi-stage pipelining; FPGA;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new approach for Discrete Wavelet Transform (DWT) has been proposed recently under the name of lifting scheme. This scheme presents many advantages over the convolution-based approach. In this paper, a high speed 9/7 lifting DWT algorithm which is implementation on FPGA with multi-stage pipelining structure and rational 9/7 coefficients is presented. Compared with the architecture without multi-stage pipeline, the proposed architecture has higher operating frequency, the design raises operating frequency around 3 times more fast, at the expense of about 40% more hardware area. The hardware architecture is suitable for high speed implementation.
引用
收藏
页码：2096 / 2099
页数：4
相关论文
共 50 条
  • [31] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA
    Zoltán Kincses
    László Orzó
    Zoltán Nagy
    György Mező
    Péter Szolgay
    Journal of Signal Processing Systems, 2011, 64 : 279 - 290
  • [32] FPGA Implementation of High-speed LDPC Codec for Wireless Laser Communication
    Jin, Xiaoshuai
    Liu, Hao
    2018 5TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND CONTROL ENGINEERING (ICISCE 2018), 2018, : 1128 - 1132
  • [33] FPGA Implementation of High-Speed Parallel Maximum a Posteriori (MAP) Decoders
    del Barco, Martin I.
    Maggio, Gabriel N.
    Morero, Damian A.
    Fernandez, Javier
    Ramos, Facundo
    Carrer, Hugo S.
    Hueda, Mario R.
    2009 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA 2009), 2009, : 98 - +
  • [34] High-speed FPGA-implementation of multidimensional binary morphological operations
    Velten, J
    Kummert, A
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III: GENERAL & NONLINEAR CIRCUITS AND SYSTEMS, 2003, : 706 - 709
  • [35] FPGA-based Design and Implementation of High-speed Portable DSO
    Xu, Min
    Chang, Fei
    Zhao, Liping
    2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL III, 2010, : 174 - 177
  • [36] FPGA Implementation of a High-Speed Two Dimensional Discrete Wavelet Transform
    Hsieh, Chin-Fa
    Tsai, Tsung-Han
    APPLIED SCIENCE AND PRECISION ENGINEERING INNOVATION, PTS 1 AND 2, 2014, 479-480 : 508 - 512
  • [37] Design and implementation of an FPGA architecture for high-speed network feature extraction
    Pati, Sailesh
    Narayanan, Ramanathan
    Memik, Gokhan
    Choudhary, Alok
    Zambreno, Joseph
    ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 49 - +
  • [38] Implementation of high-speed up/down conversion FIR filter on FPGA
    Wang, Yong-Gang
    Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2005, 20 (02): : 166 - 169
  • [39] High-Speed FPGA Implementation of the SHA-1 Hash Function
    Lee, Je-Hoon
    Kim, Sang-Choon
    Song, Young-Jun
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (09) : 1873 - 1876
  • [40] High-speed implementation of fractal image compression in low cost FPGA
    Saad, A-M. H. Y.
    Abdullah, M. Z.
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 47 : 429 - 440
12345