A fast optimal robust path delay fault testable adder

被引：2
|
作者：
Becker, B [1 ]
Drechsler, R [1 ]
Krieger, R [1 ]
Reddy, SM [1 ]
机构：
[1] UNIV FREIBURG,INST COMP SCI,D-79110 FREIBURG,GERMANY
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494346
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：491 / 498
页数：8
相关论文
共 50 条
  • [31] Primitive path delay fault identification
    Sivaraman, M
    Strojwas, AJ
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 95 - 100
  • [32] Path delay fault testability analysis
    Sosnowski, J
    Wabia, T
    Bech, T
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 338 - 346
  • [33] Remote path delay fault simulation
    Gjermundnes, O
    Aas, EJ
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 428 - 434
  • [34] Optimal Sampling Requirements for Robust and Fast Vegetation High Impedance Fault Detection
    Ozansoy, Cagil Ramadan
    Zayegh, Aladin
    IEEE ACCESS, 2023, 11 : 42924 - 42936
  • [35] Robust fast adaptive fault estimation for systems with time-varying interval delay
    You, Fuqiang
    Li, Hui
    Wang, Fuli
    Guan, Shouping
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2015, 352 (12): : 5486 - 5513
  • [36] A delay dependent approach to robust fast adaptive fault estimation design for uncertain neutral systems with time delay
    Li, Hui
    You, Fuqiang
    Wang, Fuli
    TRANSACTIONS OF THE INSTITUTE OF MEASUREMENT AND CONTROL, 2018, 40 (08) : 2579 - 2588
  • [37] Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (10) : 1459 - 1470
  • [38] Constructing a Sequence Detecting Robustly Testable Path Delay Faults in Sequential Circuits
    A. Yu. Matrosova
    S. V. Chernyshov
    O. Kh. Kim
    E. A. Nikolaeva
    Automation and Remote Control, 2021, 82 : 1949 - 1965
  • [39] On minimizing the number of test points needed to achieve complete robust path delay fault testability
    Uppaluri, P
    Sparmann, U
    Pomeranz, I
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 288 - 295
  • [40] Constructing a Sequence Detecting Robustly Testable Path Delay Faults in Sequential Circuits
    Matrosova, A. Yu.
    Chernyshov, S. V.
    Kim, O. Kh.
    Nikolaeva, E. A.
    AUTOMATION AND REMOTE CONTROL, 2021, 82 (11) : 1949 - 1965
12345