A fast optimal robust path delay fault testable adder

被引：2
|
作者：
Becker, B [1 ]
Drechsler, R [1 ]
Krieger, R [1 ]
Reddy, SM [1 ]
机构：
[1] UNIV FREIBURG,INST COMP SCI,D-79110 FREIBURG,GERMANY
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494346
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：491 / 498
页数：8
相关论文
共 50 条
  • [41] Efficient identification of (critical) testable path delay faults using decision diagrams
    Padmanaban, S
    Tragoudas, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (01) : 77 - 87
  • [42] VALIDATABLE NONROBUST DELAY-FAULT TESTABLE CIRCUITS VIA LOGIC SYNTHESIS
    DEVADAS, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (12) : 1559 - 1573
  • [43] FULLY DELAY AND MULTIPLE STUCK-AT FAULT TESTABLE SEQUENTIAL CIRCUIT DESIGN
    Matrosova, A. Yu.
    Ostanin, S. A.
    Nikolaeva, E. A.
    Kirienko, I. E.
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2015, 33 (04): : 82 - 90
  • [44] Transition path delay faults: A new path delay fault model for small and large delay defects
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (01) : 98 - 107
  • [45] A flexible path selection procedure for path delay fault testing
    Pomeranz, I
    Reddy, SM
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 152 - 159
  • [46] Optimal Selection of Tests for Fault Diagnosis in Multi-Path System with Time-delay
    Yao, Zhexi
    Zhu, Lingchao
    Zhang, Tao
    Wang, Jinbo
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (01): : 75 - 86
  • [47] Optimal Selection of Tests for Fault Diagnosis in Multi-Path System with Time-delay
    Zhexi Yao
    Lingchao Zhu
    Tao Zhang
    Jinbo Wang
    Journal of Electronic Testing, 2020, 36 : 75 - 86
  • [48] Probabilistic model for path delay fault testing
    Su, Chih-Yuang
    Wu, Cheng-Wen
    2000, IIS, Taipei, Taiwan (16)
  • [49] Recursive Path Selection For Delay Fault Testing
    Chung, Jaeyong
    Abraham, Jacob A.
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 65 - 70
  • [50] Path delay fault simulation of sequential circuits
    Chakraborty, TJ
    Agrawal, VD
    Bushnell, ML
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 223 - 228
12345