A fast optimal robust path delay fault testable adder

被引：2
|
作者：
Becker, B [1 ]
Drechsler, R [1 ]
Krieger, R [1 ]
Reddy, SM [1 ]
机构：
[1] UNIV FREIBURG,INST COMP SCI,D-79110 FREIBURG,GERMANY
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494346
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：491 / 498
页数：8
相关论文
共 50 条
  • [21] Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability
    Nowick, SM
    Jha, NK
    Cheng, FC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (12) : 1514 - 1521
  • [22] Design of Testable Adder in Quantum-dot Cellular Automata with Fault Secure Logic
    Goswami, Mrinal
    Sen, Bibhash
    Mukherjee, Rijoy
    Sikdar, Biplab K.
    MICROELECTRONICS JOURNAL, 2017, 60 : 1 - 12
  • [23] Novel design of reversible full adder with optimal delay
    Li, Ming-Cui
    Zhou, Ri-Gui
    Li, Hai-Sheng
    ICIC Express Letters, 2014, 8 (09): : 2551 - 2558
  • [24] Using BDDs and ZBDDs for efficient identification of testable path delay faults
    Padmanaban, S
    Tragoudas, S
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 50 - 55
  • [25] Synthesis for parallel scan: Applications to partial scan and robust path delay fault testability
    Bhatia, S
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (02) : 228 - 243
  • [26] An efficient built-in self test method for robust path delay fault testing
    Voyiatzis, I
    Paschalis, A
    Nikolos, D
    Halatsis, C
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (02): : 219 - 222
  • [27] Improving path delay fault testability by path removal
    Sparmann, U
    Koller, L
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 200 - 208
  • [28] A General, Fast, and Robust Implementation of the Time-Optimal Path Parameterization Algorithm
    Quang-Cuong Pham
    IEEE TRANSACTIONS ON ROBOTICS, 2014, 30 (06) : 1533 - 1540
  • [29] Path Unselection for Path Delay Fault Test Generation
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (02) : 267 - 275
  • [30] Path Delay Fault Diagnosis Using Path Scoring
    Lim, Yoseop
    Lee, Joohwan
    Kang, Sungho
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 638 - 641
12345