Recursive Path Selection For Delay Fault Testing

被引:6
|
作者
Chung, Jaeyong [1 ]
Abraham, Jacob A. [1 ]
机构
[1] Univ Texas Austin, Comp Engn Res Ctr, Austin, TX 78712 USA
关键词
D O I
10.1109/VTS.2009.50
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new path selection algorithm for delay fault testing in a statistical timing framework. Existing algorithms which consider correlation between paths use an iterative process for each path or defect and require a Monte Carlo simulation for each iteration to calculate the conditional fault probability. The proposed algorithm does not require the iteration process and selects a requested number of paths simultaneously once it performs a statistical timing analysis at the beginning. If selection of k paths is required in a set of paths, it partitions the set into two path sets and determines how many paths should be selected in each path set out of the k paths. It recursively continues this process and ends up with k paths. The partitioning is easily performed during the recursive traversal of a circuit, which produces an imaginary path tree, where paths are already grouped based on their prefix. Experimental results show the proposed algorithm can effectively use structural correlation and spatial correlation to generate high quality path sets.
引用
收藏
页码:65 / 70
页数:6
相关论文
共 50 条
  • [1] A flexible path selection procedure for path delay fault testing
    Pomeranz, I
    Reddy, SM
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 152 - 159
  • [2] Parameterized critical path selection for delay fault testing
    Siebert, Miroslav
    Gramatova, Elena
    [J]. 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 153 - 156
  • [3] On path selection for delay fault testing considering operating conditions
    Seshadri, B
    Pomeranz, I
    Reddy, SM
    Kundu, S
    [J]. EIGHTH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2003, : 141 - 146
  • [4] On theoretical and practical considerations of path selection for delay fault testing
    Liou, JJ
    Wang, LC
    Cheng, KT
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 94 - 100
  • [5] Effective path selection for delay fault testing of sequential circuits
    Chakraborty, TJ
    Agrawal, VD
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 998 - 1003
  • [6] A probabilistic model for path delay fault testing
    Su, CY
    Wu, CW
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (05) : 783 - 794
  • [7] Critical path selection for delay fault testing based upon a statistical timing model
    Wang, LC
    Liou, JJ
    Cheng, KT
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (11) : 1550 - 1565
  • [8] On effective criterion of path selection for delay testing
    Fukunaga, M
    Kajihara, S
    Takeoka, S
    Yosimura, S
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 757 - 762
  • [9] A critical path selection method for delay testing
    Padmanaban, S
    Tragoudas, S
    [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 232 - 241
  • [10] Evaluation of delay testing based on path selection
    Fukunaga, M
    Kajihara, S
    Takeoka, S
    Yoshimura, S
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3208 - 3210