共 50 条
- [1] A flexible path selection procedure for path delay fault testing [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 152 - 159
- [2] Parameterized critical path selection for delay fault testing [J]. 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 153 - 156
- [3] On path selection for delay fault testing considering operating conditions [J]. EIGHTH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2003, : 141 - 146
- [4] On theoretical and practical considerations of path selection for delay fault testing [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 94 - 100
- [5] Effective path selection for delay fault testing of sequential circuits [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 998 - 1003
- [8] On effective criterion of path selection for delay testing [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 757 - 762
- [9] A critical path selection method for delay testing [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 232 - 241