Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits

被引:1
|
作者
Namba, Kazuteru [1 ]
Ito, Hideo [1 ]
机构
[1] Chiba Univ, Grad Sch Adv Integrat Sci, Chiba 2638522, Japan
关键词
Two-rail logic circuit; monotone function; path delay fault testing; testability; overtesting; SOFT ERRORS; DESIGN;
D O I
10.1109/TC.2010.230
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The significance of redundant technologies for improving dependability and delay fault testability are growing. So, delay fault testing on two-rail logic circuits well known as a class of redundant technologies will become important. Two-rail logic circuits can be efficiently tested by noncodeword vector pairs. However, noncodeword vector pairs may sensitize some faults which affect neither normal operation nor strongly fault secure property of the two-rail logic circuits. It means that testing with noncodeword vector pairs may be overtesting. This paper presents a construction of robust path delay fault test sets for two-rail logic circuits. The proposed test sets do not lead to the overtesting. The amounts of test data for the proposed test sets are, on average, 28.2 percent less than those for the test sets, which are obtained by the existing construction for unate circuits and lead to the overtesting.
引用
收藏
页码:1459 / 1470
页数:12
相关论文
共 50 条
  • [1] Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (09) : 2295 - 2303
  • [2] Delay Fault Testability on Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 482 - 490
  • [3] ON DELAY FAULT TESTING IN LOGIC-CIRCUITS
    LIN, CJ
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 694 - 703
  • [4] An efficient test generation for multiple fault coverage of two-rail checkers
    Pang, JCW
    Wong, MWT
    Lee, YS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (06) : 837 - 848
  • [5] Design for Delay Fault Testability of 2-Rail Logic Circuits
    Katoh, Kentaroh
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (02): : 336 - 341
  • [6] An efficient built-in self test method for robust path delay fault testing
    Voyiatzis, I
    Paschalis, A
    Nikolos, D
    Halatsis, C
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (02): : 219 - 222
  • [7] Self-testing embedded two-rail checkers
    Nikolos, Dimitris
    Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 12 (1-2): : 69 - 79
  • [8] Effective path selection for delay fault testing of sequential circuits
    Chakraborty, TJ
    Agrawal, VD
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 998 - 1003
  • [9] MULTIPLE FAULT TESTING OF LARGE CIRCUITS BY SINGLE FAULT TEST SETS
    AGARWAL, VK
    FUNG, ASF
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (11) : 855 - 865
  • [10] MULTIPLE FAULT TESTING OF LARGE CIRCUITS BY SINGLE FAULT TEST SETS
    AGARWAL, VK
    FUNG, ASF
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11): : 1059 - 1069