共 50 条
- [2] Delay Fault Testability on Two-Rail Logic Circuits 23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 482 - 490
- [5] Design for Delay Fault Testability of 2-Rail Logic Circuits IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (02): : 336 - 341
- [6] An efficient built-in self test method for robust path delay fault testing JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (02): : 219 - 222
- [7] Self-testing embedded two-rail checkers Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 12 (1-2): : 69 - 79
- [8] Effective path selection for delay fault testing of sequential circuits ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 998 - 1003
- [10] MULTIPLE FAULT TESTING OF LARGE CIRCUITS BY SINGLE FAULT TEST SETS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11): : 1059 - 1069