Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits

被引:1
|
作者
Namba, Kazuteru [1 ]
Ito, Hideo [1 ]
机构
[1] Chiba Univ, Grad Sch Adv Integrat Sci, Chiba 2638522, Japan
关键词
Two-rail logic circuit; monotone function; path delay fault testing; testability; overtesting; SOFT ERRORS; DESIGN;
D O I
10.1109/TC.2010.230
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The significance of redundant technologies for improving dependability and delay fault testability are growing. So, delay fault testing on two-rail logic circuits well known as a class of redundant technologies will become important. Two-rail logic circuits can be efficiently tested by noncodeword vector pairs. However, noncodeword vector pairs may sensitize some faults which affect neither normal operation nor strongly fault secure property of the two-rail logic circuits. It means that testing with noncodeword vector pairs may be overtesting. This paper presents a construction of robust path delay fault test sets for two-rail logic circuits. The proposed test sets do not lead to the overtesting. The amounts of test data for the proposed test sets are, on average, 28.2 percent less than those for the test sets, which are obtained by the existing construction for unate circuits and lead to the overtesting.
引用
收藏
页码:1459 / 1470
页数:12
相关论文
共 50 条
  • [31] ON DELAY FAULT TESTING IN COMBINATIONAL-CIRCUITS
    ANTREICH, KJ
    FUCHS, K
    FINK, F
    FREQUENZ, 1990, 44 (3-4) : 103 - 111
  • [32] Universal delay test sets for logic networks
    Sparmann, U
    Müller, H
    Reddy, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (02) : 156 - 166
  • [33] The Wyoming-modified two-rail shear test fixture for composite materials
    Hussain, A
    Adams, D
    JOURNAL OF COMPOSITES TECHNOLOGY & RESEARCH, 1999, 21 (04): : 215 - 223
  • [34] An automatic test pattern generator for at-speed robust path delay testing
    Hsu, YC
    Gupta, SK
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 88 - 95
  • [35] Testable path delay fault cover for sequential circuits
    Krstic, A
    Chakradhar, ST
    Cheng, KT
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 220 - 226
  • [36] Testable path delay fault cover for sequential circuits
    Krstic, A
    Chakradhar, ST
    Cheng, KT
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (05) : 673 - 686
  • [37] Path delay fault diagnosis in combinational circuits with implicit fault enumeration
    Pant, P
    Hsu, YC
    Gupta, SK
    Chatterjee, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (10) : 1226 - 1235
  • [38] A SAT Based Test Generation Method for Delay Fault Testing of Macro Based Circuits
    Mele, Santino
    Favalli, Michele
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (04) : 631 - 635
  • [39] VECTOR SETS FOR EXHAUSTIVE TESTING OF LOGIC-CIRCUITS
    SEROUSSI, G
    BSHOUTY, NH
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1988, 34 (03) : 513 - 522
  • [40] Recursive Path Selection For Delay Fault Testing
    Chung, Jaeyong
    Abraham, Jacob A.
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 65 - 70