A fast optimal robust path delay fault testable adder

被引：2
|
作者：
Becker, B [1 ]
Drechsler, R [1 ]
Krieger, R [1 ]
Reddy, SM [1 ]
机构：
[1] UNIV FREIBURG,INST COMP SCI,D-79110 FREIBURG,GERMANY
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494346
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：491 / 498
页数：8
相关论文
共 50 条
  • [1] On completely robust path delay fault testable realization of logic functions
    Vardanian, VA
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 302 - 307
  • [2] Fast and effective fault simulation for path delay faults based on selected testable paths
    Xiang, Dong
    Zhao, Yang
    Li, Kaiwei
    Fujiwara, Hideo
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 707 - +
  • [3] Testable path delay fault cover for sequential circuits
    Krstic, A
    Chakradhar, ST
    Cheng, KT
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (05) : 673 - 686
  • [4] Testable path delay fault cover for sequential circuits
    Krstic, A
    Chakradhar, ST
    Cheng, KT
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 220 - 226
  • [5] ON DESIGNING ROBUST TESTABLE PLA FOR PATH DELAY FAULTS
    GUPTA, B
    RAJSUMAN, R
    TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 999 - 1001
  • [6] On Designing Robust Path-Delay Fault Testable Combinational Circuits based on Functional Properties
    Mitra, Rupali
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 203 - 208
  • [7] Synthesis of robust delay fault testable circuits: Theory
    Devadas, S
    Keutzer, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (04) : 445 - 446
  • [8] Test Compression for Robust Testable Path Delay Fault Testing Using Interleaving and Statistical Coding
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (02): : 269 - 282
  • [9] SYNTHESIS OF ROBUST DELAY-FAULT-TESTABLE CIRCUITS - THEORY
    DEVADAS, S
    KEUTZER, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (01) : 87 - 101
  • [10] SYNTHESIS OF ROBUST DELAY-FAULT-TESTABLE CIRCUITS - PRACTICE
    DEVADAS, S
    KEUTZER, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (03) : 277 - 300
12345