An efficient architecture for 2-D biorthogonal inverse discrete wavelet transforms

被引：0

作者：

Yu, C ^{[1
]}

机构：

[1] Natl ILan Inst Technol, Dept Elect Engn, ILan, Taiwan

来源：

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 2003年 / 49卷 / 02期

关键词：

biorthogonal; Daubechies filter; VLSI architecture; wavelet transform;

D O I：

10.1109/TCE.2003.1209536

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The wavelet transform, similar to the short-time Fourier transform, furnishes an alternative approach to signal processing, especially suitable for the. analysis of spatial and spectral locality. In this paper, we present an efficient VLSI architecture for 2-D biorthogonal inverse discrete wavelet transforms. Based on the zerotree-like synthesis scheme, the proposed architecture can efficiently process the input signal in. real-time. To further minimize our hardware cost, three of efficient filter structures are designed. For the computation 6 an NxN 2-D image with the Daubechies 9-tap/7-tap filter, his architecture spends near N-2 clock cycles, and requires about 7N storage elements, 11 multipliers, as well as 2 7 adders(1).

引用

页码：427 / 432

页数：6

共 50 条

[1] Efficient VLSI architecture for 2-D inverse discrete wavelet transforms
Yu, C
Chen, SJ
[J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 524 - 527
[2] An efficient architecture for the 2-D biorthogonal discrete wavelet transform
McCanny, P
Masud, S
McCanny, J
[J]. 2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2001, : 314 - 317
[3] Design of an efficient VLSI architecture for 2-D discrete wavelet transforms
Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan
[J]. IEEE Trans Consum Electron, 1 (135-140):
[4] Design of an efficient VLSI architecture for 2-D discrete wavelet transforms
Yu, C
Chen, SJ
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (01) : 135 - 140
[5] An efficient architecture for 1-D discrete biorthogonal wavelet transform
Uzun, IS
Amira, A
Bouridane, A
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 697 - 700
[6] Memory-Efficient Architecture of 2-D Discrete Wavelet Transform
Hao Y.
Zhang Y.
Zhang W.
[J]. Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2022, 56 (01): : 177 - 183
[7] A novel efficient VLSI architecture of 2-D discrete wavelet transform
Hsieh, Chin-Fa
Tsai, Tsung-Han
Lai, Chih-Hung
Shan, Tai-An
[J]. 2008 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2008, : 647 - 650
[8] Block computation architectures for 2-D discrete wavelet transforms
Limqueco, JC
Bayoumi, MA
[J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 865 - 868
[9] Error Detection in 2-D Discrete Wavelet Lifting Transforms
Hu, Shih-Hsin
Abraham, Jacob A.
[J]. 2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 170 - 175
[10] An efficient line-based architecture for 2-D discrete wavelet transform
Gao, ZR
Xiong, CY
[J]. 2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1322 - 1325

← 1 2 3 4 5 →