Design of an efficient VLSI architecture for 2-D discrete wavelet transforms

被引：12

作者：

Yu, C ^{[1
]}

Chen, SJ ^{[1
]}

机构：

[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10764, Taiwan

来源：

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1999年 / 45卷 / 01期

关键词：

D O I：

10.1109/30.754428

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present a VLSI architecture for the separable two-dimensional Discrete Wavelet Transform (DWT) decomposition. Using a computation-schedule table, we showed how the proposed separable architecture uses only a minimal number of filters to generate all levels of DWT computations in real time. For the computation of an N x N 2-D DWT with a filter length L, this architecture spends around N-2 clock cycles, and requires 2NL-2N storage unit, 3L multipliers, as well as 3(L-1) adders.

引用

页码：135 / 140

页数：6

共 50 条

[1] Design of an efficient VLSI architecture for 2-D discrete wavelet transforms
Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan
[J]. IEEE Trans Consum Electron, 1 (135-140):
[2] Efficient VLSI architecture for 2-D inverse discrete wavelet transforms
Yu, C
Chen, SJ
[J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 524 - 527
[3] A novel efficient VLSI architecture of 2-D discrete wavelet transform
Hsieh, Chin-Fa
Tsai, Tsung-Han
Lai, Chih-Hung
Shan, Tai-An
[J]. 2008 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2008, : 647 - 650
[4] An efficient architecture for 2-D biorthogonal inverse discrete wavelet transforms
Yu, C
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2003, 49 (02) : 427 - 432
[5] A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform
Jimmy C. Limqueco
Magdy A. Bayoumi
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 125 - 140
[6] A novel VLSI architecture for 2-d discrete wavelet transform
Liu Hong-jin
Shao Yang
He Xing
Zhang Tie-jun
Wang Dong-hui
Hou Chao-huan
[J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 40 - 43
[7] A programmable VLSI architecture for 2-D discrete wavelet transform
Chen, CY
Yang, ZL
Wang, TC
Chen, LG
[J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622
[8] A VLSI architecture for separable 2-D Discrete Wavelet Transform
Limqueco, JC
Bayoumi, MA
[J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140
[9] A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform
Chien-Yu Chen
Zhong-Lan Yang
Tu-Chih Wang
Liang-Gee Chen
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 151 - 163
[10] A programmable parallel VLSI architecture for 2-D discrete wavelet transform
Chen, CY
Yang, ZL
Wang, TC
Chen, LG
[J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (03): : 151 - 163

← 1 2 3 4 5 →