Error Detection in 2-D Discrete Wavelet Lifting Transforms

被引:1
|
作者
Hu, Shih-Hsin [1 ]
Abraham, Jacob A. [1 ]
机构
[1] Univ Texas Austin, Comp Engn Res Ctr, Austin, TX 78712 USA
关键词
FAULT-TOLERANCE;
D O I
10.1109/IOLTS.2009.5196003
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Discrete Wavelet transform is a powerful mathematics technique which is being adopted in different applications including physics, image processing, biomedical signal processing, and communication. Due to its pipelined structure and multirate processing requirements, a single numerical error in one stage can easily affect multiple outputs in final result. In this paper, we propose a weighted checksum code based fault tolerance technique for 2-D discrete wavelet transform. The technique encodes the input array at the 2-D discrete wavelet transform algorithm level, and algorithms are designed to operate on encoded data and produce encoded output data. The proposed encoding technique can perfectly fit into the lifting structure and existing general purpose 2-D discrete wavelet lifting VLSI architectures, without significant modification and overhead. We present the mathematics proof of this coding technique and show this technique can detect the errors in 2-D wavelet transforms. The hardware overhead using this technique is significantly lower than existing methods.
引用
收藏
页码:170 / 175
页数:6
相关论文
共 50 条
  • [1] Concurrent error detection in wavelet lifting transforms
    Redinbo, GR
    Nguyen, C
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (10) : 1291 - 1302
  • [2] Block computation architectures for 2-D discrete wavelet transforms
    Limqueco, JC
    Bayoumi, MA
    [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 865 - 868
  • [3] Design of an efficient VLSI architecture for 2-D discrete wavelet transforms
    Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan
    [J]. IEEE Trans Consum Electron, 1 (135-140):
  • [4] Efficient VLSI architecture for 2-D inverse discrete wavelet transforms
    Yu, C
    Chen, SJ
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 524 - 527
  • [5] Design of an efficient VLSI architecture for 2-D discrete wavelet transforms
    Yu, C
    Chen, SJ
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (01) : 135 - 140
  • [6] An efficient architecture for 2-D biorthogonal inverse discrete wavelet transforms
    Yu, C
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2003, 49 (02) : 427 - 432
  • [7] Efficient architectures for 1-D and 2-D lifting-based wavelet transforms
    Liao, HY
    Mandal, MK
    Cockburn, BF
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2004, 52 (05) : 1315 - 1326
  • [8] An Efficient Architecture for 2-D Lifting-based Discrete Wavelet Transform
    Yu, Pingping
    Yao, Suying
    Xu, Jiangtao
    [J]. ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 3658 - 3661
  • [9] A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme
    M. Ferretti
    D. Rizzo
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 165 - 185
  • [10] A parallel architecture for the 2-D discrete wavelet transform with integer lifting scheme
    Ferretti, M
    Rizzo, D
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (03): : 165 - 185