共 50 条
- [1] Memory Efficient Architectures for 2-D Lifting-based Discrete Wavelet Transform: A Survey [J]. 2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 1016 - 1021
- [2] An Efficient Architecture for 2-D Lifting-based Discrete Wavelet Transform [J]. ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 3658 - 3661
- [3] 2-D discrete wavelet transform with efficient lifting-based scheme [J]. CISST '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON IMAGING SCIENCE, SYSTEMS, AND TECHNOLOGY: COMPUTER GRAPHICS, 2005, : 193 - 197
- [6] An ASIC implementation of lifting-based 2-D Discrete Wavelet Transform [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 271 - +
- [8] An Efficient VLSI Architecture of 1-D Dual-Mode Lifting-Based Discrete Wavelet Transform [J]. Chung Cheng Ling Hsueh Pao/Journal of Chung Cheng Institute of Technology, 2015, 44 (02): : 94 - 101
- [9] Efficient VLSI architectures for convolution and lifting based 2-D discrete wavelet transform [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 795 - 804
- [10] Systolic VLSI architectures for 1-D discrete wavelet transforms [J]. CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1220 - 1224