Efficient architectures for 1-D and 2-D lifting-based wavelet transforms

被引:124
|
作者
Liao, HY [1 ]
Mandal, MK [1 ]
Cockburn, BF [1 ]
机构
[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
discrete wavelet transform; dual scan architecture; lifting scheme; recursive architecture;
D O I
10.1109/TSP.2004.826175
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The lifting scheme reduces the computational complexity of the discrete wavelet transform (DWT) by factoring the wavelet filters into cascades of simple lifting steps that process the input samples in pairs. We propose four compact and efficient hardware architectures for implementing lifting-based DWTs, namely, one-dimensional (1-D) and two-dimensional (2-D) versions of what we call recursive and dual scan architectures. The 1-D recursive architecture exploits interdependencies among the wavelet coefficients by interleaving, on alternate clock cycles using the same datapath hardware, the calculation of higher order coefficients along with that of the first-stage coefficients. The resulting hardware utilization exceeds 90% in the typical case of a five-stage 1-D DWT operating on 1024 samples. The 1-D dual scan architecture achieves 100% datapath hardware utilization by processing two independent data streams together using shared functional blocks. The recursive and dual scan architectures can be readily extended to the 2-D case. The 2-D recursive architecture is roughly 25%. faster than conventional implementations, and it requires a buffer that stores only a few rows of the data array instead of a fixed fraction (typically 25% or more) of the entire array. The 2-D dual scan architecture processes the column and row transforms simultaneously, and the memory buffer size is comparable to existing architectures.
引用
收藏
页码:1315 / 1326
页数:12
相关论文
共 50 条
  • [1] Memory Efficient Architectures for 2-D Lifting-based Discrete Wavelet Transform: A Survey
    Darkunde, Priyanka L.
    Agrawa, Sushma S.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 1016 - 1021
  • [2] An Efficient Architecture for 2-D Lifting-based Discrete Wavelet Transform
    Yu, Pingping
    Yao, Suying
    Xu, Jiangtao
    [J]. ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 3658 - 3661
  • [3] 2-D discrete wavelet transform with efficient lifting-based scheme
    Chiang, JS
    Hsia, CH
    Chen, HJ
    [J]. CISST '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON IMAGING SCIENCE, SYSTEMS, AND TECHNOLOGY: COMPUTER GRAPHICS, 2005, : 193 - 197
  • [4] VLSI architectures of the 1-D and 2-D discrete wavelet transforms for JPEG 2000
    Pan, SB
    Park, RH
    [J]. SIGNAL PROCESSING, 2002, 82 (07) : 981 - 992
  • [5] Memory-efficient architecture of 2-D lifting-based discrete wavelet transform
    Hsia, Chih-Hsien
    Li, Wei-Ming
    Chiang, Jen-Shiun
    [J]. JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2011, 34 (05) : 629 - 643
  • [6] An ASIC implementation of lifting-based 2-D Discrete Wavelet Transform
    Liu, Leibo
    Meng, Hongying
    Zhang, Milin
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 271 - +
  • [7] Efficient array architectures for multi-dimensional lifting-based discrete wavelet transforms
    Xiong, Cheng-yi
    Hou, Jian-hua
    Tian, Jin-wen
    Liu, Jian
    [J]. SIGNAL PROCESSING, 2007, 87 (05) : 1089 - 1099
  • [8] An Efficient VLSI Architecture of 1-D Dual-Mode Lifting-Based Discrete Wavelet Transform
    Hsia, Chih-Hsien
    Yang, Jia-Hao
    [J]. Chung Cheng Ling Hsueh Pao/Journal of Chung Cheng Institute of Technology, 2015, 44 (02): : 94 - 101
  • [9] Efficient VLSI architectures for convolution and lifting based 2-D discrete wavelet transform
    Jung, GC
    Park, SM
    Kim, JH
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 795 - 804
  • [10] Systolic VLSI architectures for 1-D discrete wavelet transforms
    Denk, TC
    Parhi, KK
    [J]. CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1220 - 1224