共 50 条
- [1] An efficient VLSI architecture for lifting-based discrete wavelet transform [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, 2007, : 1575 - 1578
- [3] An efficient VLSI architecture of 1-D lifting discrete wavelet transform [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 2009 - 2014
- [6] Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform [J]. APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 383 - 388
- [8] An efficient pipelined VLSI architecture for lifting-based 2D-discrete wavelet transform [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1377 - +
- [9] A VLSI architecture for lifting-based wavelet transform with power efficient [J]. THIRD INTERNATIONAL SYMPOSIUM ON MULTISPECTRAL IMAGE PROCESSING AND PATTERN RECOGNITION, PTS 1 AND 2, 2003, 5286 : 294 - 298
- [10] A VLSI architecture for lifting-based wavelet transform [J]. 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 70 - 79