Efficient architectures for 1-D and 2-D lifting-based wavelet transforms

被引:124
|
作者
Liao, HY [1 ]
Mandal, MK [1 ]
Cockburn, BF [1 ]
机构
[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
discrete wavelet transform; dual scan architecture; lifting scheme; recursive architecture;
D O I
10.1109/TSP.2004.826175
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The lifting scheme reduces the computational complexity of the discrete wavelet transform (DWT) by factoring the wavelet filters into cascades of simple lifting steps that process the input samples in pairs. We propose four compact and efficient hardware architectures for implementing lifting-based DWTs, namely, one-dimensional (1-D) and two-dimensional (2-D) versions of what we call recursive and dual scan architectures. The 1-D recursive architecture exploits interdependencies among the wavelet coefficients by interleaving, on alternate clock cycles using the same datapath hardware, the calculation of higher order coefficients along with that of the first-stage coefficients. The resulting hardware utilization exceeds 90% in the typical case of a five-stage 1-D DWT operating on 1024 samples. The 1-D dual scan architecture achieves 100% datapath hardware utilization by processing two independent data streams together using shared functional blocks. The recursive and dual scan architectures can be readily extended to the 2-D case. The 2-D recursive architecture is roughly 25%. faster than conventional implementations, and it requires a buffer that stores only a few rows of the data array instead of a fixed fraction (typically 25% or more) of the entire array. The 2-D dual scan architecture processes the column and row transforms simultaneously, and the memory buffer size is comparable to existing architectures.
引用
收藏
页码:1315 / 1326
页数:12
相关论文
共 50 条
  • [41] Design of an efficient VLSI architecture for 2-D discrete wavelet transforms
    Yu, C
    Chen, SJ
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (01) : 135 - 140
  • [42] An efficient architecture for 2-D biorthogonal inverse discrete wavelet transforms
    Yu, C
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2003, 49 (02) : 427 - 432
  • [43] Lifting-based Wavelet Transform for Images on Modem CPU Architectures
    Maly, Jan
    Rajmic, Pavel
    [J]. ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 177 - 180
  • [44] A High-Performance and Memory-Efficient VLSI Architecture with Parallel Scanning Method for 2-D Lifting-Based Discrete Wavelet Transform
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Shih, Yui-Chih
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (02) : 400 - 407
  • [45] VLSI architectures for lifting-based discrete wavelet packet transform
    Wang, Chao
    Gan, Woon-Seng
    Shi, Xiaomeng
    Yeo, Kiat-Seng
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 188 - +
  • [46] Investigation of Lifting-Based Hardware Architectures for Discrete Wavelet Transform
    Sayed Ahmad Salehi
    Saeed Sadri
    [J]. Circuits, Systems & Signal Processing, 2009, 28
  • [47] Layout Synthesis for Topological Quantum Circuits With 1-D and 2-D Architectures
    Lin, Yibo
    Yu, Bei
    Li, Meng
    Pan, David Z.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (08) : 1574 - 1587
  • [48] Wavelet-based multifractal analysis of 1-D and 2-D signals: New results
    A. Ouahabi
    S. Femmam
    [J]. Analog Integrated Circuits and Signal Processing, 2011, 69 : 3 - 15
  • [49] Vectorization and parallelization of 2-D wavelet lifting
    Barina, David
    Zemcik, Pavel
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2018, 15 (02) : 349 - 361
  • [50] Vectorization and parallelization of 2-D wavelet lifting
    David Barina
    Pavel Zemcik
    [J]. Journal of Real-Time Image Processing, 2018, 15 : 349 - 361