A test algorithm for multiple-valued logic combinational circuits

被引：0
|
作者：
Levashenko, V [1 ]
Moraga, K
Kholovinski, G
Yanushkevich, S
Shmerko, V
机构：
[1] Inst Econ, Minsk, BELARUS
[2] Univ Dortmund, Dortmund, Germany
[3] Inst Technol, Szczecin, Poland
[4] Inst Informat & Radion Engn, Minsk, BELARUS
来源：
AUTOMATION AND REMOTE CONTROL | 2000年 / 61卷 / 05期
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The new test algorithm designed for multiple-valued logic combinational circuits is a generalization of the D-algorithm and detects single faults in circuit production technologies. D-cubes of multiple-valued logic circuits are formed by computing the directional logical derivatives of the functions they implement. The algorithm is invariant to the type of the multiple-valued logic gates or the class of detected errors in a circuit. A classification of the faults in such circuits is given and the results of an experiment are presented.
引用
收藏
页码：844 / 857
页数：14
相关论文
共 50 条
  • [1] Test generation for multiple faults in multiple-valued logic circuits
    Pan, ZL
    [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 618 - 621
  • [2] MODULAR DECOMPOSITION OF COMBINATIONAL MULTIPLE-VALUED CIRCUITS
    FANG, KY
    WOJCIK, AS
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) : 1293 - 1301
  • [3] Multiple-Valued Reversible Logic Circuits
    De Vos, Alexis
    Van Rentergem, Yvan
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2009, 15 (5-6) : 489 - 505
  • [4] Voltage comparator circuits for multiple-valued CMOS logic
    Guo, YB
    Current, KW
    [J]. ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 67 - 73
  • [5] Look-Up Tables (LUTs) for multiple-valued, combinational logic
    Sheikholeslami, A
    Yoshimura, R
    Gulak, PG
    [J]. 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 264 - 269
  • [6] CODE ASSIGNMENT ALGORITHM FOR HIGHLY PARALLEL MULTIPLE-VALUED COMBINATIONAL-CIRCUITS BASED ON PARTITION THEORY
    TAMAKI, S
    KAMEYAMA, M
    HIGUCHI, T
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (05) : 548 - 554
  • [7] Current-mode multiple-valued logic circuits implementing the SRT division algorithm
    Conti, M
    Nocchi, P
    Turchetti, C
    [J]. PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 332 - 335
  • [8] LOGIC SYNTHESIS AND OPTIMIZATION ALGORITHM OF MULTIPLE-VALUED LOGIC FUNCTIONS
    HAIDAR, AM
    MORISUE, M
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1994, E77D (10) : 1106 - 1117
  • [9] Multiple-valued logic circuits using resonant tunneling diodes
    Mazumder, P
    [J]. WOFE '97 - 1997 ADVANCED WORKSHOP ON FRONTIERS IN ELECTRONICS, PROCEEDINGS, 1996, : 123 - 126
  • [10] Modified super pass gate for multiple-valued logic circuits
    Kelly, PM
    McGinnity, TM
    Maguire, LP
    [J]. ELECTRONICS LETTERS, 2000, 36 (22) : 1834 - 1836
12345