A novel SEU hardened SRAM bit-cell design

被引：8

作者：

Li, Tiehu ^{[1
,2
]}

Yang, Yintang ^{[1
]}

Zhang, Junan ^{[2
]}

Liu, Jia ^{[2
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Shaanxi, Peoples R China

[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 12期

关键词：

SRAM; single event upset; radiation hardening by design; CMOS TECHNOLOGY; ROBUST;

D O I：

10.1587/elex.14.20170413

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An improved single event upset (SEU) tolerant static random access memory (SRAM) bit-cell with differential read and write capability is proposed. SPICE simulation suggests a more than 1000 times improvement of the critical charge over the standard 6T SRAM cell. With the SEU robustness greatly enhanced at low area and electrical performance costs, the proposed cell is well suited to harsh radiation environment applications such as aerospace and high energy physics.

引用

页数：8

共 50 条

[1] A novel highly reliable and low-power radiation hardened SRAM bit-cell design
Lin, Dianpeng
Xu, Yiran
Liu, Xiaonian
Zhu, Wenyi
Dai, Lihua
Zhang, Mengying
Li, Xiaoyun
Xie, Xin
Jiang, Jianwei
Zhu, Huilong
Zhang, Zhengxuan
Zou, Shichang
IEICE ELECTRONICS EXPRESS, 2018, 15 (03):
[2] Studying the Variation Effects of Radiation Hardened Quatro SRAM Bit-Cell
Le Dinh Trang Dang
Kang, Myounggon
Kim, Jinsang
Chang, Ik-Joon
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (04) : 2399 - 2401
[3] Novel SEU hardened PD SOI SRAM cell
Xie Chengmin
Wang Zhongfang
Wang Xihu
Wu Longsheng
Liu Youbao
JOURNAL OF SEMICONDUCTORS, 2011, 32 (11)
[4] Novel SEU hardened PD SOI SRAM cell
谢成民
王忠芳
汪西虎
吴龙胜
刘佑宝
Journal of Semiconductors, 2011, 32 (11) : 162 - 166
[5] Design of Low Leakage SRAM Bit-Cell and Array
Ranganath, Shashank
Bhat, Shankaranarayana M.
Fernandes, Alden C.
2014 INTERNATIONAL CONFERENCE ON CIRCUITS, COMMUNICATION, CONTROL AND COMPUTING (I4C), 2014, : 5 - 8
[6] SEU-HARDENED SRAM CELL
Li, Shunchuang
Zhang, Hong
Shi, Jiangyi
Ma, Peijun
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[7] OPTIMIZATION OF 8T SRAM BIT-CELL DESIGN
Wu, Luping
Wang, Chunhsiung
Mo, Hongxiang
CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
[8] SEU hardened layout design for SRAM cells based on SEU reversal
Li, Peng
Guo, Wei
Zhao, Zhenyu
Zhang, Minxuan
Deng, Quan
IEICE ELECTRONICS EXPRESS, 2015, 12 (22):
[9] Single Ended Computational SRAM Bit-Cell
Kareer, Shobhit
MacEachern, Leonard
Groza, Voicu
Park, Jeongwon
2019 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS 2019), 2019,
[10] A novel SEU tolerant SRAM data cell design
Zhang, Guohe
Zeng, Yunlin
Liang, Feng
Chen, Kebin
IEICE ELECTRONICS EXPRESS, 2015, 12 (17):

← 1 2 3 4 5 →