A novel SEU hardened SRAM bit-cell design

被引：8

作者：

Li, Tiehu ^{[1
,2
]}

Yang, Yintang ^{[1
]}

Zhang, Junan ^{[2
]}

Liu, Jia ^{[2
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Shaanxi, Peoples R China

[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 12期

关键词：

SRAM; single event upset; radiation hardening by design; CMOS TECHNOLOGY; ROBUST;

D O I：

10.1587/elex.14.20170413

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An improved single event upset (SEU) tolerant static random access memory (SRAM) bit-cell with differential read and write capability is proposed. SPICE simulation suggests a more than 1000 times improvement of the critical charge over the standard 6T SRAM cell. With the SEU robustness greatly enhanced at low area and electrical performance costs, the proposed cell is well suited to harsh radiation environment applications such as aerospace and high energy physics.

引用

页数：8

共 50 条

[21] A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
Jahinuzzaman, Shah M.
Rennie, David J.
Sachdev, Manoj
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3768 - 3773
[22] SEU Tolerant SRAM Cell
Sarkar, Sudipta
Adak, Anubhav
Singh, Virendra
Saluja, Kewal
Fujita, Masahiro
2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 597 - 602
[23] Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications
Shukla, Neeraj Kr.
Singh, R. K.
Pattanaik, Manisha
INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2011, 2 (05) : 43 - 49
[24] Characterization of a novel radiation hardened by design (RHD14) bit-cell based on 20-nm FinFET technology using TCAD simulations
Limachia, Mitesh J.
Thakker, Rajesh
Kothari, Nikhil
MICROELECTRONICS RELIABILITY, 2023, 142
[25] Performance Evaluation and Read Stability Enhancement of SRAM Bit-Cell in 16nm CMOS
Rahman, Md Imranur
Bashar, Tasnim
Biswas, Satyen
2016 5TH INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS AND VISION (ICIEV), 2016, : 713 - 718
[26] A SEU/MBU Tolerant SRAM Bit Cell Based on Multi-Input Gate
Zou Sanyong
2017 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC ENGINEERING (ICEEE 2017), 2017, : 251 - 255
[27] RC hardened FPGA configuration SRAM cell design
Wang, W
ELECTRONICS LETTERS, 2004, 40 (09) : 525 - 526
[28] Single Event Upset rate determination for 65 nm SRAM bit-cell in LEO radiation environments
Sajid, Muhammad
Chechenin, N. G.
Torres, Frank Sill
Gulzari, Usman Ali
Butt, Muhammad Usman
Ming, Zhu
Khan, E. U.
MICROELECTRONICS RELIABILITY, 2017, 78 : 11 - 16
[29] Nanostructures Applied to Bit-Cell Devices
Kolodziej, Andrzej
Lukasiak, Lidia
Kolodziej, Michal
ELECTRON TECHNOLOGY CONFERENCE 2013, 2013, 8902
[30] Differential-read symmetrical 8T SRAM bit-cell with enhanced data stability
Chung, Y.
Lee, D. -Y.
ELECTRONICS LETTERS, 2010, 46 (18) : 1258 - U35

← 1 2 3 4 5 →