A novel SEU hardened SRAM bit-cell design

被引：8

作者：

Li, Tiehu ^{[1
,2
]}

Yang, Yintang ^{[1
]}

Zhang, Junan ^{[2
]}

Liu, Jia ^{[2
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Shaanxi, Peoples R China

[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 12期

关键词：

SRAM; single event upset; radiation hardening by design; CMOS TECHNOLOGY; ROBUST;

D O I：

10.1587/elex.14.20170413

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An improved single event upset (SEU) tolerant static random access memory (SRAM) bit-cell with differential read and write capability is proposed. SPICE simulation suggests a more than 1000 times improvement of the critical charge over the standard 6T SRAM cell. With the SEU robustness greatly enhanced at low area and electrical performance costs, the proposed cell is well suited to harsh radiation environment applications such as aerospace and high energy physics.

引用

页数：8

共 50 条

[41] MRAM-on-PDSOI Integration: A Bit-cell Perspective
Cai, Hao
Wang, You
Kang, Wang
Naviner, Lirida
Liu, Xinning
Yang, Jun
Zhao, Weisheng
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 263 - 268
[42] SEU CHARACTERIZATION OF A HARDENED CMOS 64K AND 256K-SRAM
SEXTON, FW
FU, JS
KOHLER, RA
KOGA, R
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (06) : 2311 - 2317
[43] Bit Cell Optimizations and Circuit Techniques for Nanoscale SRAM Design
Hamzaoglu, Fatih
Wang, Yih
Kolar, Pramod
Wei, Liqiong
Ng, Yong-Gee
Bhattacharya, Uddalak
Zhang, Kevin
IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (01): : 22 - 31
[44] Radiation hardened P-Quatro 12T SRAM cell with strong SEU tolerance for aerospace applications
Mondal, Debabrata
Naz, Syed Farah
Shah, Ambika Prasad
MICROELECTRONICS RELIABILITY, 2024, 162
[45] Low power and high write speed SEU tolerant SRAM data cell design
WANG Li
ZHANG GuoHe
ZENG YunLin
SHAO ZhiBiao
Science China(Technological Sciences), 2015, 58 (11) : 1983 - 1988
[46] Evaluating SEU effects in SRAM-based FPGA with bit-by-bit upset fault injection
Song, N. (songnf@263.net), 1600, Beijing University of Aeronautics and Astronautics (BUAA) (38):
[47] Statistical Design of the 6T SRAM Bit Cell
Gupta, Vasudha
Anis, Mohab
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (01) : 93 - 104
[48] A NOVEL CMOS SRAM FEEDBACK ELEMENT FOR SEU ENVIRONMENTS
VERGHESE, S
WORTMAN, JJ
KERNS, SE
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1641 - 1646
[49] Design of a hybrid non-volatile SRAM cell for concurrent SEU detection and correction
Junsangsri, Pilin
Han, Jie
Lombardi, Fabrizio
INTEGRATION-THE VLSI JOURNAL, 2016, 52 : 156 - 167
[50] Low power and high write speed SEU tolerant SRAM data cell design
Li Wang
GuoHe Zhang
YunLin Zeng
ZhiBiao Shao
Science China Technological Sciences, 2015, 58 : 1983 - 1988

← 1 2 3 4 5 →