A novel SEU hardened SRAM bit-cell design

被引：8

作者：

Li, Tiehu ^{[1
,2
]}

Yang, Yintang ^{[1
]}

Zhang, Junan ^{[2
]}

Liu, Jia ^{[2
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Shaanxi, Peoples R China

[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 12期

关键词：

SRAM; single event upset; radiation hardening by design; CMOS TECHNOLOGY; ROBUST;

D O I：

10.1587/elex.14.20170413

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An improved single event upset (SEU) tolerant static random access memory (SRAM) bit-cell with differential read and write capability is proposed. SPICE simulation suggests a more than 1000 times improvement of the critical charge over the standard 6T SRAM cell. With the SEU robustness greatly enhanced at low area and electrical performance costs, the proposed cell is well suited to harsh radiation environment applications such as aerospace and high energy physics.

引用

页数：8

共 50 条

[31] Performance Analysis of 8T FinFET SRAM Bit-Cell for Low-power Applications
Birla, Shilpi
Shukla, Neeraj K.
Singh, Neha
Raja, Ram Kumar
PROCEEDINGS OF THE 2020 5TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND SECURITY (ICCCS-2020), 2020,
[32] Commodity Bit-Cell Sponsored MRAM Interaction Design for Binary Neural Network
Cai, Hao
Bian, Zhongjian
Fan, Zhonghua
Liu, Bo
Naviner, Lirida
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (04) : 1721 - 1726
[33] A novel single event upset hardened CMOS SRAM cell
Zhang, Guohe
Shao, Jun
Liang, Feng
Bao, Dongxuan
IEICE ELECTRONICS EXPRESS, 2012, 9 (03): : 140 - 145
[34] Random Fault Assessment System for SEU Hardened SRAM Chip in the Aviation Level
Xue, Qiannan
Lu, Hao
Wang, Ziyuan
Wang, Peng
2017 9TH INTERNATIONAL CONFERENCE ON MODELLING, IDENTIFICATION AND CONTROL (ICMIC 2017), 2017, : 65 - 69
[35] SRAM Cell Design Using Tri-state Devices for SEU Protection
Shiyanovskii, Yuriy
Wolff, Frank
Papachristou, Chris
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 114 - 119
[36] Design of a Novel 12T Radiation Hardened Memory Cell Tolerant to Single Event Upsets (SEU)
Hu, Chunyan
Yue, Suge
Lu, Shijin
2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2017, : 182 - 185
[37] An SEU Hardened 65nm/4T-SRAM Cell for High Reliable Space Applications
Zhang Wendi
Pan Liyang
PROCEEDINGS OF THE 2017 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF MANUFACTURING SCIENCE AND MEASURING TECHNOLOGY (FMSMT 2017), 2017, 130 : 635 - 638
[38] An SEU-hardened ternary SRAM design based on efficient ternary C-elements using CNTFET technology
Bakhtiary, Vahid
Amirany, Abdolah
Moaiyeri, Mohammad Hossein
Jafari, Kian
MICROELECTRONICS RELIABILITY, 2023, 140
[39] SET and SEU Hardened Clock Gating Cell
Andjelkovic, Marko
Schrape, Oliver
Breitenreiter, Anselm
Krstic, Milos
2023 38TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS, DCIS, 2023,
[40] Comparative Analysis of 1:1:2 and 1:2:2 FinFET SRAM Bit-Cell Using Assist Circuit
Kang, Kyuman
Jeong, Hanwool
Lee, Junha
Jung, Seong-Ook
2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 35 - 38

← 1 2 3 4 5 →