A Novel Method to Predict Die Shift During Compression Molding in Embedded Wafer Level Package

被引:0
|
作者
Khong, Chee Houe [1 ]
Kumar, Aditya [1 ]
Zhang, Xiaowu [1 ]
Sharma, Gaurav [1 ]
Vempati, Srinivasa Rao [1 ]
Vaidyanathan, Kripesh [1 ]
Lau, John Hon-Shing [1 ]
Kwong, Dim-Lee [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore 117685, Singapore
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increased functionality of cellular phones and handheld devices requires system level integration. Thus there is a strong demand in cell phone maker to move to embedded micro wafer level packaging (EMWLP). But the major problem encountered is die shift during compression molding. This paper presents a novel method to predict the die shift during wafer level molding process. A series of parametric studies are performed by changing the die thickness, die pitch distance and top mold chaste compression velocity. The effect of thinning down the chip thickness affects the pressure difference and local shear rate on the chip surfaces. The rate of change of epoxy mold compound fluid pressure across the die top surfaces is not constant. The local shear rate is increasing linearly from the centre of the wafer to the outermost die. From the parametric studies, the die shift is inversely proportional to the die thickness for wafer level molding. Such a phenomenon will reduce the lithography alignment error in the next process. This paper also shows that by reducing die pitch distance of a 5 x 5 mm(2), 500 mu m thick chip, the die shift decreases by a factor of 12%. In addition, the top mold chaste compression velocity contributes to the die shift by as much as 28% when the velocity is reduced by 50% from 100 mu m/sec to 50 mu m/sec Finally it is observed from experiment result that the die shift is not constant in all directions.
引用
收藏
页码:535 / 541
页数:7
相关论文
共 50 条
  • [31] Double Side Redistribution Layer Process on Embedded Wafer Level Package for Package on Package (PoP) Applications
    Ho, Soon Wee
    Danie, Fernardez Moses
    Siow, Li Yan
    SeeToh, Wai Hong
    Lee, Wen Sheng
    Chong, Ser Choong
    Rao, Vempati Srinivasa
    [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 383 - 387
  • [32] Thermo-mechanical Reliability Study on Package on Package (PoP) with Embedded Wafer Level Package (eWLP)
    Chen, Zhaohui
    Jung, Boo Yang
    Lim, Sharon Pei Siang
    Dexter, Sorono Velez
    Ho, David Soon Wee
    Zhang, Xiaowu
    [J]. 2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 812 - 816
  • [33] Thermal Modeling and Simulation of a Package-on-Package Embedded Micro Wafer Level Package (EMWLP) Structure at the Package and System-level
    Hoe, Yen Yi Germaine
    Choong, Chong Ser
    Rao, Vempati Srinivasa
    Sharma, Gaurav
    Zhang Xiaowu
    Pinjala, D.
    [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 285 - 291
  • [34] A Novel Wafer Level Package Strategy for RF MEMS
    Wang, Zheng
    Liu, Zewen
    [J]. 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 122 - 124
  • [35] A 77 GHz SiGe mixer in an embedded Wafer Level BGA package
    Wojnowski, M.
    Engl, M.
    Dehlink, B.
    Sommer, G.
    Brunnbauer, M.
    Pressel, K.
    Weigel, R.
    [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 290 - +
  • [36] Thermal Modeling and Characterization of the Embedded Micro Wafer Level Package (EMWLP) at the Package- and System-Level
    Hoe, Yen Yi Germaine
    Tang Gongyue
    Sharma, Gaurav
    Pinjala, Damaragunath
    Rao, Vempati Srinivasa
    Chinq, Jong Ming
    Siang, Sharon Lim Pei
    Kumar, Aditya
    Wee, Ho Soon
    Zhang Xiaowu
    Kripesh, V.
    [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 137 - +
  • [37] Embedded Wafer Level BGA (eWLB) - Multi-Die
    Anandan, Ramasamy
    Jin, Yonggang
    Huang, Yaohuang
    Gan, Kah Wee
    Chua, Puay Gek
    Liu, Yun
    Geissler, Christian
    Hwa, Goh Hin
    [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 868 - 873
  • [38] Low Warpage Wafer Level Transfer Molding post 3D die to wafer assembly
    Cadacio, Francisco, Jr.
    Wang, Teng
    Salahouelhadj, Abdellah
    Capuz, Giovanni
    Potoms, Goedele
    Rebibis, Kenneth June
    Beyer, Gerald
    Miller, Andy
    Beyne, Eric
    Gal, Wilfred
    Zijl, Jurrian
    Kersjes, Sebastiaan
    Wensink, Henk
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 843 - 848
  • [39] EXPOSED DIE FAN-OUT WAFER LEVEL PACKAGING BY TRANSFER MOLDING
    Kersjes, S. H. M.
    Zijl, J. L. J.
    de Jong, N.
    Wensink, H.
    [J]. 2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [40] Development of compression molding process for Fan-Out wafer level packaging
    Julien, Bertheau
    Fabrice, Duval F. C.
    Tadashi, Kubota
    Pieter, Bex
    Koen, Kennes
    Alain, Phommahaxay
    Arnita, Podpod
    Eric, Beyne
    Andy, Miller
    Gerald, Beyer
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1965 - 1972