共 50 条
- [41] Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 952 - 955
- [43] Comparison of compact on-chip inductors embedded in wafer-level package [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
- [45] Via-in-Mold (ViM) Process for Embedded Wafer Level Package (eWLP) [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 863 - 868
- [46] Effect of permanganate treatment on through mold vias for an embedded wafer level package [J]. Electronic Materials Letters, 2013, 9 : 459 - 462
- [47] Wafer Level embedded System in Package (WL-eSiP) for Mobile Applications [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 309 - 315
- [48] Novel Adaptive Probing for Wafer Level Chip Scale Package [J]. 2015 Joint e-Manufacturing and Design Collaboration Symposium (eMDC) & 2015 International Symposium on Semiconductor Manufacturing (ISSM), 2015,
- [50] Comprehensive Wafer Level Package Die Processing Service Quality Control Enhancement [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND ENGINEERING MANAGEMENT (IEEM), 2015, : 1684 - 1688