A Novel Method to Predict Die Shift During Compression Molding in Embedded Wafer Level Package

被引:0
|
作者
Khong, Chee Houe [1 ]
Kumar, Aditya [1 ]
Zhang, Xiaowu [1 ]
Sharma, Gaurav [1 ]
Vempati, Srinivasa Rao [1 ]
Vaidyanathan, Kripesh [1 ]
Lau, John Hon-Shing [1 ]
Kwong, Dim-Lee [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore 117685, Singapore
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increased functionality of cellular phones and handheld devices requires system level integration. Thus there is a strong demand in cell phone maker to move to embedded micro wafer level packaging (EMWLP). But the major problem encountered is die shift during compression molding. This paper presents a novel method to predict the die shift during wafer level molding process. A series of parametric studies are performed by changing the die thickness, die pitch distance and top mold chaste compression velocity. The effect of thinning down the chip thickness affects the pressure difference and local shear rate on the chip surfaces. The rate of change of epoxy mold compound fluid pressure across the die top surfaces is not constant. The local shear rate is increasing linearly from the centre of the wafer to the outermost die. From the parametric studies, the die shift is inversely proportional to the die thickness for wafer level molding. Such a phenomenon will reduce the lithography alignment error in the next process. This paper also shows that by reducing die pitch distance of a 5 x 5 mm(2), 500 mu m thick chip, the die shift decreases by a factor of 12%. In addition, the top mold chaste compression velocity contributes to the die shift by as much as 28% when the velocity is reduced by 50% from 100 mu m/sec to 50 mu m/sec Finally it is observed from experiment result that the die shift is not constant in all directions.
引用
收藏
页码:535 / 541
页数:7
相关论文
共 50 条
  • [41] Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology
    Osenbach, J.
    Emerich, S.
    Golick, L.
    Cate, S.
    Chan, M.
    Yoon, S. W.
    Lin, Y. J.
    Wong, K.
    [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 952 - 955
  • [42] Synthesized Improvement of Die Fly and Die Shift Concerning the Wafer Molding Process for Ultrafine SAW Filter FOWLP
    Li, Wei
    Yu, Daquan
    [J]. ELECTRONICS, 2023, 12 (09)
  • [43] Comparison of compact on-chip inductors embedded in wafer-level package
    Itoi, K
    Sato, M
    Okada, K
    Masu, K
    Ito, T
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
  • [44] Effect of permanganate treatment on through mold vias for an embedded wafer level package
    Park, Se-Hoon
    Park, Ji-Yeon
    Kim, Young-Ho
    [J]. ELECTRONIC MATERIALS LETTERS, 2013, 9 (04) : 459 - 462
  • [45] Via-in-Mold (ViM) Process for Embedded Wafer Level Package (eWLP)
    Ho, Soon Wee
    Pa, Myo Ei Pa
    Fong, Chee Heng
    Wang, Zhonghai
    Kang, He Tong
    Chong, Ser Choong
    Chai, Tai Chong
    [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 863 - 868
  • [46] Effect of permanganate treatment on through mold vias for an embedded wafer level package
    Se-Hoon Park
    Ji-Yeon Park
    Young-Ho Kim
    [J]. Electronic Materials Letters, 2013, 9 : 459 - 462
  • [47] Wafer Level embedded System in Package (WL-eSiP) for Mobile Applications
    Kang, In-Soo
    Jung, Gi-Jo
    Jeon, Byoung-Yool
    Yoo, Jae-Hyouk
    Jeong, Seong-Hun
    [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 309 - 315
  • [48] Novel Adaptive Probing for Wafer Level Chip Scale Package
    Lee, Mincent
    Lin, Hung-Chih
    Peng, Ching-Nen
    Wang, Min-Jer
    [J]. 2015 Joint e-Manufacturing and Design Collaboration Symposium (eMDC) & 2015 International Symposium on Semiconductor Manufacturing (ISSM), 2015,
  • [49] Die Shift Assessment of Reconstituted Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Chung, Chia-Heng
    Chen, Wen-Hwa
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 136 - 145
  • [50] Comprehensive Wafer Level Package Die Processing Service Quality Control Enhancement
    Qiao, John
    Jin, Morn
    He, Wenwen
    Chien, Wei-Ting Kary
    Zhao, Shirley
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND ENGINEERING MANAGEMENT (IEEM), 2015, : 1684 - 1688