共 50 条
- [1] Design & development of a large die and fine pitch wafer level package for mobile applications [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 570 - +
- [2] Novel wafer level packaging for large die size device [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 292 - 296
- [3] Design and development of a multi-die embedded micro wafer level package [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1544 - 1549
- [4] Die Attach Delamination Resolution for Exposed Pad LQFP with Large Package Size [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 549 - 554
- [5] Exposed Die Wafer Level Encapsulation By Transfer Molding [J]. 2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2016,
- [6] Development of transfer molding technology for package with die active side partially exposed [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 365 - 372
- [7] BOARD LEVEL RELIABILITY STUDY OF NEXT GENERATION LARGE DIE WAFER LEVEL CHIP SCALE PACKAGE STRUCTURES [J]. 2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
- [8] Reliability Investigations of Large Die Wafer Level Package (Part II): Impact of Solder Ball Composition, Die Thickness, and Polymer Passivition on Board Level Reliability [J]. 2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2016,
- [9] Dual die pentium D package technology development [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 303 - +
- [10] Advances in Wire Bonding Technology for 3D Die Stacking and Fan Out Wafer Level Package [J]. 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1309 - 1315