共 50 条
- [41] Development of Package-on-Package Using Embedded Wafer-Level Package Approach [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1654 - 1662
- [42] Development of subtractive wafer level chip scale package [J]. NEC RESEARCH & DEVELOPMENT, 2001, 42 (02): : 251 - 251
- [43] Cost Effective Wafer Level Chip Size Package Technology and Application to the Next Generation Automotive Radar [J]. 40TH EUROPEAN MICROWAVE CONFERENCE, 2010, : 280 - 283
- [44] ULTRA WAFER THINNING AND DICING TECHNOLOGY FOR STACKED DIE PACKAGES [J]. 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
- [45] Thermal Performance Of FCMBGA: Exposed Molded Die Compared To Lidded Package [J]. 2011 27TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2011, : 181 - 186
- [46] Assembly cost reduction with wafer level die attach film [J]. IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 7 - 9
- [47] Embedded Wafer Level BGA (eWLB) - Multi-Die [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 868 - 873
- [48] Die and wafer-level hermetic sealing for MEMS applications [J]. IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 67 - 72
- [49] Development of Advanced Fan-out Wafer Level Package (embedded Wafer Level BGA) [J]. 2012 35TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM (IEMT), 2012,
- [50] A MEMS guide plate for a high temperature testing of a wafer level packaged die wafer [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2011, 17 (01): : 143 - 148