Tunneling Leakage Current of Gate-All-Around Nanowire Junctionless Transistor with an Auxiliary Gate

被引:0
|
作者
Zhao, Linyuan [1 ,2 ]
Chen, Wenjie [1 ,2 ]
Liang, Renrong [1 ,2 ]
Liu, Yu [1 ,2 ]
Xu, Jun [1 ,2 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing, Peoples R China
[2] Beijing Natl Res Ctr Informat Sci & Technol BNRis, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
Gate-all-around nanowire junctionless transistor; auxiliary gate; hand-to-hand tunneling; energy band;
D O I
10.1109/edssc.2019.8754335
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Gate-all-around nanowire junctionless transistor with an auxiliary gate (AG-GAAJLT) is proposed to restrain the band-to-band tunneling (BTBT) resulted in off-state leakage current in junctionless transistor. The device is investigated through three-dimensional (3D) numerical simulations. Results show that the AG-GAAJLT has seven orders of magnitude lower off-state current compared with the conventional gate-all-around junctionless transistor (C-GAAJLT). The effects of auxiliary gate voltage (V-AG) and distance between control gate and auxiliary gate (d(G-AG)) are studied, and the optimizations of V-AG and d(G-AG) are presented. This work provides a new method to solve the BTBT in GAAJLT.
引用
收藏
页数:3
相关论文
共 50 条
  • [41] Electron Tomography of Gate-All-Around Nanowire Transistors
    Cherns, P. D.
    Lorut, F.
    Dupre, C.
    Tachi, K.
    Cooper, D.
    Chabli, A.
    Ernst, T.
    16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
  • [42] RADIAL BULK-MODE VIBRATIONS IN A GATE-ALL-AROUND SILICON NANOWIRE TRANSISTOR
    Ziaei-Moayyed, M.
    Resnick, P.
    Draper, B.
    Okandan, M.
    2012 IEEE 25TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2012,
  • [43] Tunable piezoresistance and noise in gate-all-around nanowire field-effect-transistor
    Singh, Pushpapraj
    Park, Woo-Tae
    Miao, Jianmin
    Shao, Lichun
    Kotlanka, Rama Krishna
    Kwong, Dim-Lee
    APPLIED PHYSICS LETTERS, 2012, 100 (06)
  • [44] TEM investigations of gate-all-around nanowire devices
    Favia, P.
    Richard, O.
    Eneman, G.
    Mertens, H.
    Arimura, H.
    Capogreco, E.
    Hikavyy, A.
    Witters, L.
    Kundu, P.
    Loo, R.
    Vancoille, E.
    Bender, H.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (12)
  • [45] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
    刘颖
    何进
    陈文新
    杜彩霞
    叶韵
    赵巍
    吴文
    邓婉玲
    王文平
    Chinese Physics B, 2014, 23 (09) : 373 - 378
  • [46] Strained Silicon Single Nanowire Gate-All-Around TFETs with Optimized Tunneling Junctions
    Narimani, Keyvan
    Trellenkamp, Stefan
    Tiedemann, Andreas
    Mantl, Siegfried
    Zhao, Qing-Tai
    APPLIED SCIENCES-BASEL, 2018, 8 (05):
  • [47] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
    Liu Ying
    He Jin
    Chan Mansun
    Du Cai-Xia
    Ye Yun
    Zhao Wei
    Wu Wen
    Deng Wan-Ling
    Wang Wen-Ping
    CHINESE PHYSICS B, 2014, 23 (09)
  • [48] Gate-all-around nanowire vertical tunneling FETs by ferroelectric internal voltage amplification
    Thoti, Narasimhulu
    Li, Yiming
    NANOTECHNOLOGY, 2022, 33 (05)
  • [49] Capacitance model for nanowire gate-all-around tunneling field-effect-transistors
    Lu Bin
    Wang Da-Wei
    Chen Yu-Lei
    Cui Yan
    Miao Yuan-Hao
    Dong Lin-Peng
    ACTA PHYSICA SINICA, 2021, 70 (21)
  • [50] Leakage current conduction in metal gate junctionless nanowire transistors
    Oproglidis, T. A.
    Karatsori, T. A.
    Barraud, S.
    Ghibaudo, G.
    Dimitriadis, C. A.
    SOLID-STATE ELECTRONICS, 2017, 131 : 20 - 23