Tunneling Leakage Current of Gate-All-Around Nanowire Junctionless Transistor with an Auxiliary Gate

被引:0
|
作者
Zhao, Linyuan [1 ,2 ]
Chen, Wenjie [1 ,2 ]
Liang, Renrong [1 ,2 ]
Liu, Yu [1 ,2 ]
Xu, Jun [1 ,2 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing, Peoples R China
[2] Beijing Natl Res Ctr Informat Sci & Technol BNRis, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
Gate-all-around nanowire junctionless transistor; auxiliary gate; hand-to-hand tunneling; energy band;
D O I
10.1109/edssc.2019.8754335
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Gate-all-around nanowire junctionless transistor with an auxiliary gate (AG-GAAJLT) is proposed to restrain the band-to-band tunneling (BTBT) resulted in off-state leakage current in junctionless transistor. The device is investigated through three-dimensional (3D) numerical simulations. Results show that the AG-GAAJLT has seven orders of magnitude lower off-state current compared with the conventional gate-all-around junctionless transistor (C-GAAJLT). The effects of auxiliary gate voltage (V-AG) and distance between control gate and auxiliary gate (d(G-AG)) are studied, and the optimizations of V-AG and d(G-AG) are presented. This work provides a new method to solve the BTBT in GAAJLT.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] Reliability Improvement of Gate-All-Around Junctionless SONOS Memory by Joule Heat From Inherent Nanowire Current
    Lee, Jung-Woo
    Han, Joon-Kyu
    Kim, Myung-Su
    Yu, Ji-Man
    Jung, Jin-Woo
    Yun, Seong-Yun
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6133 - 6138
  • [32] Investigation of Gate All Around Junctionless Nanowire Transistor with Arbitrary Polygonal Cross Section
    Sharma, Monika
    Gupta, Mridula
    Narang, Rakhi
    Saxena, Manoj
    2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2018, : 159 - 163
  • [33] Gate-All-Around Junctionless Nanowire MOSFET With Improved Low-Frequency Noise Behavior
    Singh, Pushpapraj
    Singh, Navab
    Miao, Jianmin
    Park, Woo-Tae
    Kwong, Dim-Lee
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (12) : 1752 - 1754
  • [34] A Junctionless Gate-All-Around Silicon Nanowire FET of High Linearity and Its Potential Applications
    Wang, Tao
    Lou, Liang
    Lee, Chengkuo
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (04) : 478 - 480
  • [35] Diameter-Dependent Piezoresistive Sensing Performance of Junctionless Gate-All-Around Nanowire FET
    Rana, Vaibhav
    Ahmad, Gufran
    Ramesh, Akhil K.
    Das, Samaresh
    Singh, Pushpapraj
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2884 - 2889
  • [36] Simulation and Finite Element Analysis of Electrical Characteristics of Gate-all-Around Junctionless Nanowire Transistors
    Chatterjee, Neel
    Pandey, Sujata
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (01)
  • [37] Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
    Yang, Chen-Chen
    Chen, Yung-Chen
    Lin, Horng-Chih
    Chang, Ruey-Dar
    Li, Pei-Wen
    Huang, Tiao-Yuan
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 64 - 65
  • [38] Design and Analysis of Gate Engineered Gate-All-Around (GAA) Charge Plasma Nanowire Field Effect Transistor
    Solay, Leo Raj
    Kumar, Pradeep
    Amin, Intekhab
    Anand, Sunny
    2021 6TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2021,
  • [39] Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays
    Clement, N.
    Han, X. L.
    Larrieu, G.
    APPLIED PHYSICS LETTERS, 2013, 103 (26)
  • [40] YJunctionless Silicon-Nanowire Gate-All-Around Tunnel Field Effect Transistor
    Akram, M. W.
    Ghosh, Bahniman
    JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (02) : 286 - 292