RADIAL BULK-MODE VIBRATIONS IN A GATE-ALL-AROUND SILICON NANOWIRE TRANSISTOR

被引:0
|
作者
Ziaei-Moayyed, M. [1 ]
Resnick, P. [1 ]
Draper, B. [1 ]
Okandan, M. [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports the radial bulk-mode vibrations in a gate-all-around (GAA) silicon nanowire (SiNW) transistor at 25.3GHz, with a quality factor of similar to 850 measured in air. The radial bulk-mode resonance is excited capacitively in the SiNW using the surrounding gate and gate dielectric as the transducer; the output is sensed piezoresistively by modulating the drain current in SiNW. The SiNWs are defined using standard lithography in a top-down front-end CMOS process, which allows for resonators with different frequencies to be fabricated on the same chip.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Investigation of Different Strain Configurations in Gate-All-Around Silicon Nanowire Transistor
    Yun, Quanxin
    Zhuge, Jing
    Huang, Ru
    Wang, Runsheng
    An, Xia
    Zhang, Liangliang
    Zhang, Xing
    Wang, Yangyuan
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 15 - 20
  • [2] Joule Heating to Enhance the Performance of a Gate-All-Around Silicon Nanowire Transistor
    Jeon, Chang-Hoon
    Park, Jun-Young
    Seol, Myeong-Lok
    Moon, Dong-Il
    Hur, Jae
    Bae, Hagyoul
    Jeon, Seung-Bae
    Choi, Yang-Kyu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (06) : 2288 - 2292
  • [3] Germanium v/s Silicon Gate-All-Around Junctionless Nanowire Transistor
    Kumar, Pankaj
    Singh, Sangeeta
    Singh, Neelesh Pratap
    Modi, Bharti
    Gupta, Neelesh
    [J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [4] Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays
    Clement, N.
    Han, X. L.
    Larrieu, G.
    [J]. APPLIED PHYSICS LETTERS, 2013, 103 (26)
  • [5] YJunctionless Silicon-Nanowire Gate-All-Around Tunnel Field Effect Transistor
    Akram, M. W.
    Ghosh, Bahniman
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (02) : 286 - 292
  • [6] Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate
    Moon, Dong-Il
    Choi, Sung-Jin
    Duarte, Juan Pablo
    Choi, Yang-Kyu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1355 - 1360
  • [7] Impact of Silicon Body Thickness on the Performance of Gate-all-around Silicon nanowire field effect transistor
    Gupta, Richa
    Dass, Devi
    Prasher, Rakesh
    Vaid, Rakesh
    [J]. PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 689 - 692
  • [8] Vertical Silicon Nanowire Gate-All-Around Field Effect Transistor Based Nanoscale CMOS
    Maheshwaram, Satish
    Manhas, S. K.
    Kaushal, Gaurav
    Anand, Bulusu
    Singh, Navab
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (08) : 1011 - 1013
  • [9] Fully gate-all-around silicon nanowire CMOS devices
    Institute of Microelectronics, Singapore, Singapore
    [J]. Solid State Technol, 2008, 5 (34-37):
  • [10] Gate-All-Around Silicon Nanowire Devices: Are these the Future of CMOS?
    Lo, G. Q.
    Singh, N.
    Rustagi, S. C.
    Buddharaju, K. D.
    Balasubramanian, N.
    Kwong, D. L.
    [J]. SIGE, GE, AND RELATED COMPOUNDS 3: MATERIALS, PROCESSING, AND DEVICES, 2008, 16 (10): : 729 - 729