RADIAL BULK-MODE VIBRATIONS IN A GATE-ALL-AROUND SILICON NANOWIRE TRANSISTOR

被引：0
|
作者：
Ziaei-Moayyed, M. [1 ]
Resnick, P. [1 ]
Draper, B. [1 ]
Okandan, M. [1 ]
机构：
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
来源：
2012 IEEE 25TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS) | 2012年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper reports the radial bulk-mode vibrations in a gate-all-around (GAA) silicon nanowire (SiNW) transistor at 25.3GHz, with a quality factor of similar to 850 measured in air. The radial bulk-mode resonance is excited capacitively in the SiNW using the surrounding gate and gate dielectric as the transducer; the output is sensed piezoresistively by modulating the drain current in SiNW. The SiNWs are defined using standard lithography in a top-down front-end CMOS process, which allows for resonators with different frequencies to be fabricated on the same chip.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] Design analysis of Gate-All-Around nanowire tunnel field effect transistor
    Sharma, Nitika
    Garg, Nidhi
    Kaur, Gurpreet
    [J]. MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 5308 - 5314
  • [22] Modeling and analysis of body potential of cylindrical gate-all-around nanowire transistor
    Ray, Biswajit
    Mahapatra, Santanu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (09) : 2409 - 2416
  • [23] Vertical silicon-nanowire formation and gate-all-around MOSFET
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 791 - 794
  • [24] CMOS-Compatible Gate-All-Around Silicon Nanowire detector
    Ziaei-Moayyed, Maryam
    Okandan, Murat
    [J]. 2011 IEEE SENSORS, 2011, : 1608 - 1611
  • [25] Gate-All-Around Silicon Nanowire Transistors with channel-last process on bulk Si substrate
    Ma, Xiaolong
    Yin, Huaxiang
    Hong, Peizhen
    [J]. IEICE ELECTRONICS EXPRESS, 2015, 12 (07):
  • [26] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao Dong
    Ming Li
    Wanrong Zhang
    Yuancheng Yang
    Gong Chen
    Shuang Sun
    Jianing Wang
    Xiaoyan Xu
    Xia An
    [J]. Science China Information Sciences, 2020, 63
  • [27] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Dong, Xiaoqiao
    Li, Ming
    Zhang, Wanrong
    Yang, Yuancheng
    Chen, Gong
    Sun, Shuang
    Wang, Jianing
    Xu, Xiaoyan
    An, Xia
    [J]. SCIENCE CHINA-INFORMATION SCIENCES, 2020, 63 (10)
  • [28] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao DONG
    Ming LI
    Wanrong ZHANG
    Yuancheng YANG
    Gong CHEN
    Shuang SUN
    Jianing WANG
    Xiaoyan XU
    Xia AN
    [J]. Science China(Information Sciences), 2020, 63 (10) : 288 - 290
  • [29] Impact of Gate Asymmetry on Gate-All-Around Silicon Nanovvire Transistor Parasitic Capacitance
    Dong, Xiaoqiao
    Yang, Yuancheng
    Chen, Gong
    Sun, Shuang
    Cai, Qifeng
    Li, Xiaokang
    An, Xia
    Xu, Xiaoyan
    Zhang, Wanrong
    Li, Ming
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 296 - 298
  • [30] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    [J]. CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
12345