Implementation of 0.18μm RFCMOS technology for system-on-a-chip applications

被引:0
|
作者
Hsu, H. -M. [1 ]
机构
[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 40227, Taiwan
关键词
23;
D O I
10.1049/ip-map:20050205
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents a complete portfolio of RF and baseband components by adopting RFCMOS technology for single-chip systems. Using optimised CMOS topology and deep n-well, the performance relates to the f(t) of 60 GHz and f(max) of 53 GHz at 10 mA, an f(t) of 70 GHz and f(max) of 58 GHz at maximum-transconductance bias, and a minimum noise figure of 1.5 dB without ground-shielded signal pad. High quality-factor inductors are obtained using thick copper interconnects; the measurement result demonstrates the corresponding quality factor of 18 at 1.7 nH. The MIM capacitors, as well as accumulation-mode MOS and junction varactors are also optimised for improving quality factor. For the purpose of eliminating inter-block coupling noise penetrating through the substrate, a deep n-well isolation and a p-well guard-ring have been adopted to suppress the substrate noise by 25 dB and 10 dB, respectively.
引用
收藏
页码:516 / 522
页数:7
相关论文
共 50 条
  • [1] Successful modular process technology for system-on-a-chip applications
    Cochran, WT
    [J]. PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 407 - 412
  • [2] 0.1 μm RFCMOS on high resistivity substrates for system on chip (SOC) applications
    Yang, JY
    Benaissa, K
    Crenshaw, D
    Williams, B
    Sridhar, S
    Ai, J
    Boselli, G
    Zhao, S
    Tang, SP
    Mahalingam, N
    Ashburn, S
    Madhani, P
    Blythe, T
    Shichijo, H
    [J]. INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 667 - 670
  • [3] A 100 nm node CMOS technology for system-on-a-chip applications
    Imai, K
    Ono, A
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (05): : 1057 - 1063
  • [4] PLC implementation in the form of a System-on-a-Chip
    Mazur, P.
    Czerwinski, R.
    Chmiel, M.
    [J]. BULLETIN OF THE POLISH ACADEMY OF SCIENCES-TECHNICAL SCIENCES, 2020, 68 (06) : 1263 - 1273
  • [5] A fully integrated SOI RF MEMS technology for system-on-a-chip applications
    Guan, LP
    Sin, JKO
    Liu, HT
    Xiong, ZB
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (01) : 167 - 172
  • [6] Implementation of Chip-Level EMC Strategies in 0.18 μm CMOS Technology
    Chang, Yin-Cheng
    Wang, Ping-Yi
    Hsu, Shawn S. H.
    Yen, Mao-Hsu
    Chang, Yen-Tang
    Dong, Jian-Li
    Lin, Ta-Yeh
    Chang, Da-Chiang
    [J]. 2017 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2017, : 390 - 392
  • [7] System-on-a-chip methodology for telecom applications
    Voros, NS
    Tsasakou, S
    Mariatos, V
    Birbas, M
    Birbas, A
    Andritsou, A
    [J]. 1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 321 - 325
  • [8] Integrated power transistor in 0.18-μm CMOS technology for RF system-on-chip applications
    Hsu, HM
    Su, JG
    Chen, CW
    Tang, DD
    Chen, CH
    Sun, JYC
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2002, 50 (12) : 2873 - 2881
  • [9] Implementation of RF power MOS in 0.18μm CMOS technology for single chip solution
    Hsu, HM
    Chen, CW
    Su, JG
    Yeh, TH
    Lin, JCH
    Sun, JYC
    Chen, CH
    [J]. 2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 1027 - 1030
  • [10] Technology for three dimensional integrated system-on-a-chip
    Kurino, H
    Koyanagi, M
    [J]. 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 599 - 602