共 50 条
- [21] Reliability test guidelines for a 0.18 μm generation multi-oxide CMOS technology for system-on-chip applications [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 1928 - 1932
- [25] Implementation and Prototyping of a Complex Multi-Project System-on-a-Chip [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2321 - 2324
- [27] System-on-a-chip - Preface [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (06) : 647 - 647
- [28] Submicron CMOS technology: The enabling tool for system-on-a-chip integration [J]. ALCATEL TELECOMMUNICATIONS REVIEW, 1996, (02): : 130 - 137
- [29] Design of a TDC chip based on 0.18 μm SMIC technology [J]. He Jishu/Nuclear Techniques, 2022, 45 (11):