Implementation of 0.18μm RFCMOS technology for system-on-a-chip applications

被引:0
|
作者
Hsu, H. -M. [1 ]
机构
[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 40227, Taiwan
关键词
23;
D O I
10.1049/ip-map:20050205
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents a complete portfolio of RF and baseband components by adopting RFCMOS technology for single-chip systems. Using optimised CMOS topology and deep n-well, the performance relates to the f(t) of 60 GHz and f(max) of 53 GHz at 10 mA, an f(t) of 70 GHz and f(max) of 58 GHz at maximum-transconductance bias, and a minimum noise figure of 1.5 dB without ground-shielded signal pad. High quality-factor inductors are obtained using thick copper interconnects; the measurement result demonstrates the corresponding quality factor of 18 at 1.7 nH. The MIM capacitors, as well as accumulation-mode MOS and junction varactors are also optimised for improving quality factor. For the purpose of eliminating inter-block coupling noise penetrating through the substrate, a deep n-well isolation and a p-well guard-ring have been adopted to suppress the substrate noise by 25 dB and 10 dB, respectively.
引用
收藏
页码:516 / 522
页数:7
相关论文
共 50 条
  • [21] Reliability test guidelines for a 0.18 μm generation multi-oxide CMOS technology for system-on-chip applications
    Chen, SJ
    Lin, CC
    Chung, SSS
    Lin, JC
    Chu, CH
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 1928 - 1932
  • [22] Proton tolerance of multiple-threshold voltage and multiple-breakdown voltage CMOS device design points in a 0.18 μm system-on-a-chip CMOS technology
    Li, Y
    Cressler, JD
    Lu, Y
    Pan, J
    Niu, GF
    Reed, RA
    Marshall, PW
    Polar, C
    Palmer, MJ
    Joseph, AJ
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2003, 50 (06) : 1834 - 1838
  • [23] Systems on a Chip With 8 and 32 Bits Processors in 0.18-μm Technology for IoT Applications
    Sarmiento, Marco
    Nguyen, Khai-Duy
    Duran, Ckristian
    Serrano, Ronaldo
    Hoang, Trong-Thuc
    Ishibashi, Koichiro
    Pham, Cong-Kha
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (05) : 2438 - 2442
  • [24] An Integrated On-Chip Implantable Antenna in 0.18-μm CMOS Technology for Biomedical Applications
    Liu, Changrong
    Guo, Yong-Xin
    Liu, Xueguan
    Xiao, Shaoqiu
    [J]. IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2016, 64 (03) : 1167 - +
  • [25] Implementation and Prototyping of a Complex Multi-Project System-on-a-Chip
    Huang, Chun-Ming
    Wu, Chien-Ming
    Yang, Chih-Chyau
    Chien, Wei-De
    Chen, Shih-Lun
    Chen, Chi-Shi
    Wang, Jiann-Jenn
    Wey, Chin-Long
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2321 - 2324
  • [26] Characterization & Implementation of ISFET Array Chip Using 0.18μm CMOS Technology for Integrated Sensor Application
    Agarwal, Neeraj
    Agarwal, Neeru
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (14)
  • [27] System-on-a-chip - Preface
    Reeves, TM
    Ravey, TK
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (06) : 647 - 647
  • [28] Submicron CMOS technology: The enabling tool for system-on-a-chip integration
    Laes, E
    [J]. ALCATEL TELECOMMUNICATIONS REVIEW, 1996, (02): : 130 - 137
  • [29] Design of a TDC chip based on 0.18 μm SMIC technology
    Ma, Yichao
    Wang, Liangyi
    Teng, Haiyun
    Jiang, Junguo
    [J]. He Jishu/Nuclear Techniques, 2022, 45 (11):
  • [30] Towards embedded model predictive control for System-on-a-Chip applications
    Bleris, LG
    Garcia, J
    Kothare, MV
    Arnold, MG
    [J]. JOURNAL OF PROCESS CONTROL, 2006, 16 (03) : 255 - 264