Implementation of 0.18μm RFCMOS technology for system-on-a-chip applications

被引:0
|
作者
Hsu, H. -M. [1 ]
机构
[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 40227, Taiwan
关键词
23;
D O I
10.1049/ip-map:20050205
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents a complete portfolio of RF and baseband components by adopting RFCMOS technology for single-chip systems. Using optimised CMOS topology and deep n-well, the performance relates to the f(t) of 60 GHz and f(max) of 53 GHz at 10 mA, an f(t) of 70 GHz and f(max) of 58 GHz at maximum-transconductance bias, and a minimum noise figure of 1.5 dB without ground-shielded signal pad. High quality-factor inductors are obtained using thick copper interconnects; the measurement result demonstrates the corresponding quality factor of 18 at 1.7 nH. The MIM capacitors, as well as accumulation-mode MOS and junction varactors are also optimised for improving quality factor. For the purpose of eliminating inter-block coupling noise penetrating through the substrate, a deep n-well isolation and a p-well guard-ring have been adopted to suppress the substrate noise by 25 dB and 10 dB, respectively.
引用
收藏
页码:516 / 522
页数:7
相关论文
共 50 条
  • [31] A 1.1mA Low Drop-Out Voltage Regulator for System on Chip Applications using 0.18μm CMOS Technology
    Alvares, Cadell
    Fernandes, Keith Raymond
    [J]. 2018 4TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [32] A Pyroelectric Sensor for System-on-a-Chip
    Pullano, S. A.
    Fiorillo, A. S.
    Islam, S. K.
    [J]. 2014 40TH ANNUAL NORTHEAST BIOENGINEERING CONFERENCE (NEBEC), 2014,
  • [33] The system-on-a-chip lock cache
    Akgul, BES
    Mooney, VJ
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2002, 7 (1-2) : 137 - 172
  • [34] System-on-a-chip: Not as easy as it looks
    Haavind, R
    [J]. SOLID STATE TECHNOLOGY, 2000, 43 (11) : 14 - 14
  • [35] Single mask metal-insulator-metal (MIM) capacitor with copper damascene metallization for sub-0.18μm mixed mode signal and system-on-a-chip (SoC) applications
    Liu, RC
    Lin, CY
    Harris, E
    Merchant, S
    Downey, SW
    Weber, G
    Ciampa, NA
    Tai, W
    Lai, YC
    Morris, MD
    Bower, JE
    Miner, JF
    Frackoviak, J
    Mansfield, W
    Barr, D
    Keller, R
    Chang, CP
    Pai, CS
    Rogers, SN
    Gregor, R
    [J]. PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 111 - 113
  • [36] The System-on-a-Chip Lock Cache
    Bilge E. S. Akgul
    Vincent J. Mooney III
    [J]. Design Automation for Embedded Systems, 2002, 7 : 139 - 174
  • [37] Probabilistic system-on-a-chip architectures
    Chakrapani, Lakshmi N.
    Korkmaz, Pinar
    Akgul, Bilge E. S.
    Palem, Krishna V.
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (03)
  • [38] Partnership for system-on-a-chip design
    不详
    [J]. COMPUTER DESIGN, 1997, 36 (08): : 66 - 66
  • [39] A test architecture for system-on-a-chip
    Wang, YS
    Xiao, LY
    Yu, MY
    Wang, JX
    Ye, YZ
    [J]. ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 506 - 506
  • [40] Industry challenges for system-on-a-chip
    Samani, D
    [J]. PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 10 - 12