System-on-a-chip methodology for telecom applications

被引：0

作者：

Voros, NS ^{[1
]}

Tsasakou, S ^{[1
]}

Mariatos, V ^{[1
]}

Birbas, M ^{[1
]}

Birbas, A ^{[1
]}

Andritsou, A ^{[1
]}

机构：

[1] Univ Patras, Appl Elect Lab, Dept Elect & Comp Engn, Patras 26500, Greece

来源：

1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS | 1998年

关键词：

D O I：

10.1109/ISSSE.1998.738091

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a methodology for system-on-chip application development. The complexity of such systems requires a series of development stages where the designer has to capture system requirements through formal specification languages, select the appropriate architectural platform for implementing the final system realization, provide detailed design for hardware and software parts, and finally validate the system under development before the actual implementation. The proposed design framework leads from specification down to implementation, where a virtual prototype is produced as the last stage of system design.

引用

页码：321 / 325

页数：5

共 50 条

[1] Verification methodology for a complex System-on-a-Chip
Higashi, A
Tamaki, K
Sasaki, T
[J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2000, 36 (01): : 24 - 30
[2] A methodology for substrate crosstalk evaluation for system-on-a-chip
Masoumi, N
Safavi-Naeini, S
Elmasry, MI
[J]. INTEGRATED COMPUTER-AIDED ENGINEERING, 2002, 9 (02) : 129 - 147
[3] A structured system methodology for FPGA based system-on-a-chip design
Sedcole, P
Cheung, PYK
Constantinides, G
Luk, W
[J]. 12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 271 - 272
[4] Core+ASIC methodology: The pursuit of system-on-a-chip
Rincon, AM
Cherichetti, C
Stauffer, DR
Trick, M
[J]. WESCON/97 - CONFERENCE PROCEEDINGS, 1997, : 46 - 54
[5] A mask reuse methodology for reducing system-on-a-chip cost
Bhattacharya, S
Darringer, J
Ostapko, D
Shin, Y
[J]. 6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 482 - 487
[6] A Novel Methodology for Multi-Project System-on-a-Chip
Yang, Chih-Chyau
Chang, Nien-Hsiang
Chen, Shih-Lun
Chien, Wei-De
Chen, Chi-Shi
Wu, Chien-Ming
Huang, Chun-Ming
[J]. 2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 308 - 311
[7] A system-on-a-chip for pattern recognition -: Architecture and design methodology
Aberbour, M
Mehrez, H
Durbin, F
Haussy, J
Lalande, P
Tissot, A
[J]. 5TH INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURES FOR MACHINE PERCEPTION, PROCEEDINGS, 2000, : 155 - 162
[8] Architecture targets multiprocessor system-on-a-chip applications
[J]. Electronic Design, 2002, 50 (18)
[9] CMOS device optimization for system-on-a-chip applications
Imai, K
Yamaguchi, K
Kudo, T
Kimizuka, N
Onishi, H
Ono, A
Nakahara, Y
Goto, Y
Noda, K
Masuoka, S
Ito, S
Matsui, K
Ando, K
Ohashi, EHT
Oda, N
Yokoyama, K
Takewaki, T
Sone, S
Horiuchi, T
[J]. INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 455 - 458
[10] System-on-a-chip CMOS sensors for mobile applications
Rostamian, Farhad
Kaplinksy, Michael
[J]. Advanced Imaging, 2003, 18 (04) : 22 - 24

← 1 2 3 4 5 →