A system-on-a-chip for pattern recognition -: Architecture and design methodology

被引：0

作者：

Aberbour, M ^{[1
]}

Mehrez, H ^{[1
]}

Durbin, F ^{[1
]}

Haussy, J ^{[1
]}

Lalande, P ^{[1
]}

Tissot, A ^{[1
]}

机构：

[1] UPMC Paris 6, ASIM, Lab LIP6, F-75252 Paris 05, France

来源：

5TH INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURES FOR MACHINE PERCEPTION, PROCEEDINGS | 2000年

关键词：

D O I：

10.1109/CAMP.2000.875973

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

We address in this paper the design and specification of a heterogeneous architecture of a SOC (System-On-a-Chip) for pattern recognition. Once the algorithms involved presented, we investigate the hardware/software codesign methodology, the system architecture and finally the VLSI physical integration. We conclude by giving results on the performance of the system regarding recognition rate and VLSI characteristics.

引用

页码：155 / 162

页数：8

共 50 条

[1] Design of a system-on-a-chip for pattern recognition
Aberbour, M
Mehrez, H
Durbin, F
Haussy, J
Lalande, P
Tissot, A
[J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1108 - 1111
[2] Integration architecture for System-on-a-Chip design
Wingard, D
Kurosawa, A
[J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 85 - 88
[3] Development of system-on-a-chip design methodology and products using flexible interconnect architecture approach
Yaakob, WFH
Beg, ARMN
Rahman, AAA
Ahmad, MR
[J]. ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 69 - 74
[4] A structured system methodology for FPGA based system-on-a-chip design
Sedcole, P
Cheung, PYK
Constantinides, G
Luk, W
[J]. 12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 271 - 272
[5] A test architecture for system-on-a-chip
Wang, YS
Xiao, LY
Yu, MY
Wang, JX
Ye, YZ
[J]. ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 506 - 506
[6] Physical Design Methodology for Analog Circuits In A System-On-A-Chip Environment
Soenen, Eric
[J]. ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2009, : 73 - 73
[7] System-on-a-chip methodology for telecom applications
Voros, NS
Tsasakou, S
Mariatos, V
Birbas, M
Birbas, A
Andritsou, A
[J]. 1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 321 - 325
[8] Verification methodology for a complex System-on-a-Chip
Higashi, A
Tamaki, K
Sasaki, T
[J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2000, 36 (01): : 24 - 30
[9] Partnership for system-on-a-chip design
不详
[J]. COMPUTER DESIGN, 1997, 36 (08): : 66 - 66
[10] A methodology for substrate crosstalk evaluation for system-on-a-chip
Masoumi, N
Safavi-Naeini, S
Elmasry, MI
[J]. INTEGRATED COMPUTER-AIDED ENGINEERING, 2002, 9 (02) : 129 - 147

← 1 2 3 4 5 →