A new approach for initialization sequences computation for synchronous sequential circuits

被引:5
|
作者
Corno, F
Prinetto, P
Rebaudengo, M
Reorda, MS
Squillero, G
机构
关键词
D O I
10.1109/ICCD.1997.628898
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new approach to the automated generation of an initialization sequence for synchronous sequential circuits. Finding an initialization sequence is a hard task when a global reset signal is nor available, and functional techniques often can not handle large circuits. We propose a Genetic Algorithm providing a sequence that aims at initializing the highest number of flip flops with the lowest number of vectors. The experimental results we provide show that the approach is feasible to be applied even to the largest benchmark circuits and that it compares well to other known approaches in terms of initialized flip flops and sequence length.
引用
收藏
页码:381 / 386
页数:6
相关论文
共 50 条
  • [21] Primary input vectors to avoid in random test sequences for synchronous sequential circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) : 193 - 197
  • [22] Procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration
    Guo, RF
    Pomeranz, I
    Reddy, SM
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 583 - 587
  • [23] EXTEST: A method to extend test sequences of synchronous sequential circuits to increase the fault coverage
    Pomeranz, I
    Reddy, SM
    [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 329 - 335
  • [24] A parallel approach solving the test generation problem for synchronous sequential circuits
    Dahmen, HC
    Gläser, U
    Vierhaus, HT
    [J]. PARALLEL COMPUTING: FUNDAMENTALS, APPLICATIONS AND NEW DIRECTIONS, 1998, 12 : 549 - 556
  • [25] New static compaction techniques of Test Sequences for sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    [J]. EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 37 - 43
  • [26] Alignability equivalence of synchronous sequential circuits
    Rosenmann, A
    Hanna, Z
    [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 111 - 114
  • [27] Initializability analysis of synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 249 - 264
  • [28] DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS
    SAWIN, DH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 567 - 570
  • [29] HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS
    SERVIT, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 305 - 310
  • [30] Survivable synchronous sequential circuits design
    Matrosova, A
    Andreeva, V
    [J]. BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136