共 50 条
- [1] Primary input cones based on test sequences in synchronous sequential circuits [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (01): : 16 - 24
- [2] Circuit lines for guiding the generation of random test sequences for synchronous sequential circuits [J]. 2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 607 - +
- [3] On static compaction of test sequences for synchronous sequential circuits [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220
- [4] Static compaction of test sequences for synchronous sequential circuits [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 160 - 163
- [6] On n-detection test sequences for synchronous sequential circuits [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 336 - 342
- [7] Synthesis of synchronous sequential logic circuits from partial input/output sequences [J]. EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1998, 1478 : 98 - 105
- [9] Vector restoration based static compaction of test sequences for synchronous sequential circuits [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 360 - 365